

ES215 : Assignment-3

Name: Daniel Ciftson E

Roll No.: 20110051

- 1) a) • Single-cycle processor: An instruction finishes in one clock cycle. ∴ the best clock cycle time is the max-time that an instruction will take to execute. Load word (lw) instructions take the max-time.

$$\text{Clock cycle time} = (200 + 100 + 200 + 400 + 100) \text{ ps}$$

$$\Rightarrow 1000 \text{ ps}$$

$$\text{Clock frequency} \Rightarrow \frac{1}{1000 \times 10^{-12}} \Rightarrow \underline{\underline{1 \text{ GHz}}}$$

- Multi-cycle processor: An instruction executes in 5 cycles.

∴ The best clock cycle time will be the maximum of time taken by IF, ID, EX, MEM or WB.

$$\text{Clock cycle time} \Rightarrow \max(\text{IF}, \text{ID}, \text{EX}, \text{MEM}, \text{WB})$$

$$\Rightarrow 400 \text{ ps}$$

$$\text{Clock frequency} \Rightarrow \frac{10^{12}}{400} \Rightarrow \underline{\underline{2.5 \text{ GHz}}}$$

- Pipelined processor: Similar to multi-cycle processor, an instruction will take 5 cycles to execute and the best clock cycle time will be the maximum of the 5 stages (IF, ID, EX, MEM or WB)

$$\Rightarrow \text{Clock cycle time} \Rightarrow 400 \text{ ps}$$

$$\text{Clock frequency} = \frac{10^{12}}{400} \Rightarrow \underline{\underline{2.5 \text{ GHz}}}$$

(b) We know that LW ~~takes just one cycle~~ executes in 'one-cycle' in single-cycle processor and '5 cycles' in both multi-cycle and pipelined processors.

$$\therefore (\text{Latency})_{\text{single-cycle}} = 1000 \times 10^{-12} \times 1 \Rightarrow 1000 \text{ ps.}$$

$$(\text{Latency})_{\text{multi-cycle}} = 400 \times 10^{-12} \times 5 \Rightarrow 2000 \text{ ps.}$$

$$(\text{Latency})_{\text{pipelined}} = 400 \times 10^{-12} \times 5 \Rightarrow 2000 \text{ ps.}$$

(c) • Single-cycle processor: we know that every instruction will take only one-cycle to execute. Therefore, irrespective of the instruction mix and type of instructions, we can conclude that

$$\Rightarrow (\text{Execution time})_{\text{single-cycle}} \Rightarrow \text{No. of IC} \times (\text{Latency})_{\text{single-cycle}}$$

$$\Rightarrow 10^6 \times 1000 \times 10^{-12}$$

$$\Rightarrow \underline{1 \text{ ms}}$$

• Multi-cycle processor: The no. of cycles depends on what kind of instruction.

	<u>IC</u>	<u>No. of cycles</u>
ALU	5×10^5	4
BEQ	2×10^5	3
LW	1.5×10^5	5
SW	1.5×10^5	4

$$\Rightarrow (\text{Execution time})_{\text{multi-cycle}} \Rightarrow (5 \times 10^5 \times 4 \times 400 \times 10^{-12}) + (2 \times 10^5 \times 3 \times 400 \times 10^{-12}) \\ + (1.5 \times 10^5 \times 5 \times 400 \times 10^{-12}) + (1.5 \times 10^5 \times 4 \times 400 \times 10^{-12})$$

$$\Rightarrow 0.8 \text{ ms} + 0.24 \text{ ms} + 0.3 \text{ ms} + 0.24 \text{ ms}$$

$$\Rightarrow \underline{\underline{1.58 \text{ ms}}}$$

• Pipelined processor:

$$(\text{Execution time})_{\text{pipelined}} \Rightarrow \underbrace{5(400 \times 10^{-12})}_{\text{Execution time for 1st instruction}} + \underbrace{(10^6 - 1)(400 \times 10^{-12})}_{\text{Additional time taken by following instructions}}$$

$$\Rightarrow (10^6 - 1)(400 \times 10^{-12})$$

time $10^6 \gg 1$

$$\Rightarrow \underline{\underline{0.4 \text{ ms}}}$$

• Since $(\text{Execution-time})_{\text{multi-cycle}} > (\text{Execution-time})_{\text{single-cycle}}$

there won't be a speedup achieved by multi-cycle processor w.r.t single cycle processor.

$$\text{Speedup} = \frac{1 \times 10^{-3}}{0.4 \times 10^{-3}} \Rightarrow \underline{\underline{2.5}}$$

(of pipelined w.r.t single-cycle processor) \Rightarrow (since $(\text{Execution-time})_{\text{pipeline}} < (\text{Execution-time})_{\text{single cycle}}$)

d) Since we are assuming intermediate buffers, there will be which consume 1ops; the additional exectime time will be $\Rightarrow 10 \times 10^{-12} \times 10^6 \Rightarrow \underline{\underline{0.01 \text{ ms}}}$

$$\therefore (\text{Exectime time})_{\text{pipelined}} \text{ (in the presence of buffers)} \Rightarrow 0.4 + 0.01 \\ \Rightarrow \underline{\underline{0.41 \text{ ms}}}$$

$$\Rightarrow \text{Speedup} = \frac{1}{0.41} = \underline{\underline{2.439}}$$

(w.r.t single-cycle processor)

\therefore The Speedup achieved by the pipelined processor w.r.t single-cycle processor will decrease due to the presence of intermediate buffers.

2) From the data given in the question, we get.

Stage	IF	ID	EX	MEM	WB
Latency	1000ps	100ps	100ps	1000ps	100ps

Let's assume the no. of instruction in the program

$$IC = 20$$

a). Single-cycle processor: Each instruction is executed in 1 clock cycle and thus the best clock cycle time will be cumulative ~~total~~ sum of all latencies (5 stages)

$$\Rightarrow \text{Clock cycle time} \Rightarrow 1000 + 100 + 100 + 1000 + 100$$
$$(T_c) \Rightarrow 2300 \text{ ps.}$$

$$\Rightarrow \text{Execution time} \Rightarrow \frac{IC \times CPI \times T_c}{\cancel{CPI}} \Rightarrow (20)(1)(2300)$$
$$\Rightarrow \underline{\underline{46,000 \text{ ps}}}$$

• Multi-cycle processor: Each stage of the datapath is executed in 1 cycle. \therefore $CPI = 5$. \therefore The best clock cycle time will be the time taken to execute the longest stage in the datapath.

$$T_c (\text{Clock cycle time}) = 1000 \text{ ps.}$$

$$\text{Execution Time} \Rightarrow 20 \times 5 \times 1000 \text{ ps} \Rightarrow \underline{\underline{1,00,000 \text{ ps}}}$$

b) Five-stage pipeline design:

Let's assume there are no hazards in the given program.

→ Clock cycle time (T_c) $\Rightarrow \max(\text{IF, ID, EX, MEM, WB}) + \text{Overhead}$

$$\Rightarrow 1000 + 100 = 1100 \text{ ps.}$$

~~$\Rightarrow \text{CPI} = 5$~~

$$\text{Execution time} = 5(1100 \text{ ps}) + (20-1)(1100 \text{ ps}).$$

$$\Rightarrow 5500 \text{ ps} + 20900 \text{ ps}$$

$$\Rightarrow \underline{\underline{26400 \text{ ps}}}$$

- c) • We can implement more forwarding / bypassing units in our pipeline design to reduce stalling during occurrences of hazards. (Price / Power will increase)
- We can reduce the clock cycle time by splitting the longest stages of the pipeline datapath. (Here IF and MEM). For eg: Let's split IF and MEM into 2 stages each of 500ps. ∴ Now there will be 7 pipeline stages but the clock cycle time will be $500 + 100 = 600 \text{ ps}$.

Thus Execution time = $7(600\text{ps}) + 19(600\text{ps})$.

$$\rightarrow \underline{\underline{15,600\text{ps}}}$$

• (Considering there are no hazards or at max
1 ~~RAW~~ hazard as there is almost one forwarding unit)

∴ In this case, the performance is better than the
previous 5-stage pipeline processor.

3) Instructions:

I_1 : add $\$s_0$ $\$t_0$ $\$t_1$
 I_2 : add $\$s_0$ $\$s_0$ $\$t_2$
 I_3 : add $\$s_1$ $\$s_1$ $\$s_0$

(a) Case 1:

	1	2	3	4	5	6	7	8	9	10	11	12	13
I_1 :	IF	ID	Ex	MEM	WB								
		(1-5)											
<u>Stall</u>													
<u>Stall</u>													
<u>Stall</u>													
I_2 :						IF	ID	Ex	MEM	WB			
							(5-9)						
<u>Stall</u>													
<u>Stall</u>													
<u>Stall</u>													
I_3 :													
									IF	ID	EX	MEM	WB
										(9-13)			

(Execution time) $\Rightarrow 13(T_c) \rightarrow$ clock-cycle time.


(b) Case 2: Since WB finishes register update in the first half cycle and ID can read the register in the second half of the cycle, there will be only "2 stalls" in b/w $I_1 - I_2$ and $I_2 - I_3$ (2 each).

I_1 : 1-5 I_3 : 7-11
 I_2 : 4-8

Execution time

$$\underline{\underline{(\text{Execution time})}_2 = 11 T_c}$$

(c) Case 3: (Forwarding)



$$\underline{\underline{(\text{Execution time})_3 = 7 T_c}}$$

$$(d) \quad (\text{Speedup})_{2 \text{ w.r.t } 1} \Rightarrow \frac{(\text{Execution time})_1}{(\text{Execution time})_2}$$

$$\Rightarrow \frac{13 T_c}{11 T_c} \Rightarrow \underline{\underline{1.182}}$$

$$(\text{Speedup})_{3 \text{ w.r.t } 1} \Rightarrow \frac{(\text{Execution time})_1}{(\text{Execution time})_3}$$

$$\Rightarrow \frac{13 T_c}{7 T_c} \Rightarrow \underline{\underline{1.857}}$$