ES215: Assignment-3

Name: Daniel Criftson E

Roll No: 20110051

1) a) . Single-yele processor: An instantion finishes in one clock eyele oo the best clock yele time is the max-time that an instruction will take to execute. Load word (lw) instructions take the max-time.

Clock cycle time = (200+ 100+ 200+ 400+ 100) ps =) 1000 ps.

Clock frequency => 1/1600×10 12 => 1GH2

· Multi-yele processor: An instruction executes in 5 cycles.

so The best clock eycle time will be the maximum of time taken by IF, ID, EX, MEM or WB.

Clock yele time > max (IF, ID, Ex, MEM, WB)

Clock frequency =>  $\frac{10^{12}}{400}$  => 2.5 GHz

Pipelined processor: Similar to multi-yell processor,
an instantion will take 5 yeles to execute and the
best clock eyele time will be the maximum of the

stages (IF, ID, Ex, MEM or WB)

5 stages


a Clock yele time => 400 ps. Clock frequency = 1012 => 2.5 GHz

taker fast one ey exemter (b) We know that L'W an one-cycle in single-cycle processor and '5 ycles. in both multi-yele and pipelined processors. 1000×10 × 1 => 1000 ps. .. (Laterry) single-yell 400×10 × 5 > 2000 ps. ( heterny ) multi - ujle 400×10-12×5 = 2000 ps. ( Laterry ) pipelined = · Single-cycle processor we know that every not mution will take only one-cycle to execute. Therefore, sinstanction nienation of the instantion mix and type of instantions, we can conlude that > (Execution time) single-wycle 7 10 × 1000 × 10 The no. of cycles depends on what kind · Multi-cycle processon: of instruction. No of yeles 10 5x105 ALU 2 × 105 BEB 1.5 × 105 1.5 × 105

3) (Execution time) multi-yele => (5×10×4× 400×10-12) + (2×10×3×400×10) + (1.5×10×5×400×10)+(1.5×10×4×400×10) 0.8 ms + 0.24 ms + 0.3 ms + 024 ms. 1.58 ms · Pipelined processon: (Execution time) = 5(400 × 10-12) + (10-1) (400 × 10-12) Execution time by following instantion for 1st instantion => (10 t/x) (400 x 10-12) Sine 10 >>> t. Sine (Exention-time) > (Exention-time) single-yelle single-yelle there won't be a speedup achieved by multi-cycle processor.

processor w.r.t single yelle processor. Speedup = B. 1 × 10 3 > 2.5 (Suie let (of pipelmed course) (Exembion-time) pipeline 10.1.1 engli-ayele prouses)

d) since we are assuming intermediate buffers, those will be which consume lops; the additional exentine time will be = 10 × 10 × 10 = 8.01 mg 00 (Exembra time) pipelined (in the presence =) 0.4 + 0.01 = 0.41 ms > Speedup = 1 (w.r.t single-upde pasanos) 10.41 . The Speedup achieved by the pipelmed processor wit single-uple processor will decrease due to the presume of intermediate buffers.



Execution Time =) 20×5×1000ps =) 1,00,000ps

b) Five-stage pipeline derign. let's assume there are no harands in the given -, Clock cycle time (Tc) = max (IF, 10, Ex, MEM, WB) + Overhead =) 1000+100 =, 1100ps. 7 CP1 = 5 5 (1100 ps) + (20-1)(1100 ps). Exemtion time = => 5500ps + 20900ps. 3 26400 PS c). We can implement more forwarding / hypanning uints ni our pipelnie design to reduce stalling during occurrences of hezerds. (Price / Power will incease) · we can reduce the clock uple time by epathing the largest stages of the dat pipeline datapath. ( Here IF and MEM). For eg. Let's uplit IF and MEM into 2 stages each of 500ps. on Now there will be 7 pipeline stager but the Clock eyele time will be 500+100 = 600ps.

Thus Execution time = 7(600 ps) of 19(600 ps).


15,600 ps

(Coundaring there are no hazards on at max

1 RAND hazard as there is almost one forwarding unit)

The this case, the gerformance is better than the

previous 5-stage pipeline at processor.



Execution tim I2: 4-8

All the state of t