Міністерство освіти і науки України Національний університет "Львівська політехніка" Кафедра ЕОМ



Звіт

3 лабораторної роботи № 3


3 дисципліни "Моделювання комп'ютерних систем"

На тему: "Поведінковий опис цифрового автомата. Перевірка роботи автомата за допомогою стенда"

Варіант 2

Виконав: ст.гр. KI-201 Нескромний Д.П. Перевірив: асистент Козак Н.Б. **Мета роботи :** На базі стенда Elbert V2 – Spartan 3A FPGA, реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог:

- 1. Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ:.
- Пристрій повинен бути ітераційним (АЛП (ALU) повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (Малюнок 1):



Малюнок 1 - Структурна схема автомата.

2 ((OP1 or OP2) + OP2) - 3

Виконання роботи:

Файл CU.vhd:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity CU intf is
    port (CLOCK
                       : IN STD LOGIC;
                        : IN STD LOGIC;
          RESET
          ENTER_OP1 : IN STD_LOGIC;
ENTER_OP2 : IN STD_LOGIC;
CALCULATE : IN STD_LOGIC;
          RAM WR : OUT STD LOGIC;
          RAM ADDR BUS : OUT STD LOGIC VECTOR (1 downto 0);
          CONSTANT BUS : OUT STD LOGIC VECTOR (7 downto 0) := "00000011";
          ACC WR : OUT STD LOGIC;
          ACC RST : OUT STD LOGIC;
          IN SEL : OUT STD LOGIC VECTOR (1 downto 0);
          OP CODE BUS : OUT STD LOGIC VECTOR (1 downto 0)
end CU intf;
architecture CU arch of CU intf is
type cu state type is (cu rst, cu idle, cu load op1, cu load op2,
cu run calc0, cu run calc1, cu run calc2, cu run calc3, cu finish);
signal cu_cur_state : cu_state_type;
signal cu next state : cu state type;
begin
               <= "00000011";
CONSTANT BUS
CU SYNC PROC: process (CLOCK)
   begin
      if (rising_edge(CLOCK)) then
         if (RESET = '1') then
            cu cur state <= cu rst;
            cu cur state <= cu next state;
         end if;
      end if;
   end process;
    CUNEXT STATE DECODE: process (cu cur state, ENTER OP1, ENTER OP2, CALCULATE)
   begin
      --declare default state for next state to avoid latches
      cu next state <= cu cur state; --default is to stay in current state
      --insert statements to decode next state
      --below is a simple example
        case(cu cur state) is
            when cu rst
```

```
cu_next_state <= cu idle;</pre>
        when cu idle =>
           if (ENTER OP1 = '1') then
              cu next state <= cu load op1;
           elsif (ENTER OP2 = '1') then
              cu next state <= cu load op2;
           elsif (CALCULATE = '1') then
              cu next state <= cu run calc0;
              cu next state <= cu idle;
           end if;
       when cu load op1 =>
          cu next state <= cu idle;
        when cu load op2 =>
          cu next state <= cu idle;
        when cu run calc0 =>
       cu_next_state <= cu_run_calc1;
when cu_run_calc1 =>
          cu_next_state <= cu_run_calc2;</pre>
        when cu run calc2 =>
          cu_next_state <= cu_run_calc3;</pre>
        when cu_run_calc3 =>
          cu_next_state <= cu_finish;</pre>
        when cu_finish =>
          cu_next_state <= cu_finish;</pre>
        when others =>
          cu_next_state <= cu_idle;</pre>
    end case;
end process;
CU OUTPUT DECODE: process (cu cur state)
begin
    case(cu_cur_state) is
       when cu_rst
                        =>
          when cu_idle
IN_SEL
          when cu_load_op1 =>
          RAM ADDR BUS <= "00";
                   <= '1';
<= '0';
           RAM WR
           ACC RST
          ACC_WR
                       <= '1';
        when cu load op2 =>
          RAM_ADDR_BUS <= "01";</pre>
          when cu run calc0 =>
                       <= "01";
           RAM ADDR BUS <= "00";
```


```
RAM WR
                        <= '0';
            RAM_WR <= '0';

ACC_RST <= '0';

ACC_WR <= '1';
         when cu run calc1 =>
            IN SEL <= "01";
            OP_CODE_BUS <= "11";
RAM_ADDR_BUS <= "01";
            RAM WR
                        <= '0';
                        <= '0';
            ACC RST
            ACC_RST <= '0';
ACC_WR <= '1';
         when cu_run_calc2 =>
            <= "01";
         <= "10";
            IN SEL
            OP_CODE_BUS <= "10";
RAM_ADDR_BUS <= "01";
         when others
            end case;
  end process;
end CU arch;
```

Елемент CU:


CU_intf



Файл MUX.vhd:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX intf is
    port(
                       : IN STD LOGIC VECTOR (7 downto 0);
          CONSTANT BUS : IN STD LOGIC VECTOR (7 downto 0);
          RAM DATA OUT BUS: IN STD LOGIC VECTOR (7 downto 0);
          IN SEL
                                : IN STD LOGIC VECTOR (1 downto 0);
          IN SEL OUT BUS : OUT std logic vector (7 downto 0)
          );
end MUX_intf;
architecture MUX arch of MUX intf is
begin
INSEL A MUX : process (DATA IN, CONSTANT BUS, RAM DATA OUT BUS, IN SEL)
     begin
        if(IN SEL = "00") then
            IN SEL OUT BUS <= DATA IN;
        elsif(IN SEL = "01") then
            IN SEL OUT BUS <= RAM DATA_OUT_BUS;
        else
            IN SEL OUT BUS <= CONSTANT BUS;
        end if;
     end process INSEL A MUX;
end MUX arch;
```

Елемент MUX:



MUX_intf

Файл RAM.vhd:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity RAM_intf is
port(
        RAM WR
                                : IN STD LOGIC;
        RAM ADDR BUS
                            : IN STD LOGIC VECTOR (1 downto 0);
       ACC DATA IN BUS : IN STD LOGIC VECTOR (7 downto 0);
        RAM DATA OUT BUS: OUT STD LOGIC VECTOR (7 downto 0);
                  : IN STD LOGIC
        CLOCK
        );
end RAM intf;
architecture RAM arch of RAM intf is
type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7 downto 0);
signal RAM UNIT
                            : ram type;
signal RAM DATA IN BUS : STD LOGIC VECTOR(7 downto 0);
begin
     RAM DATA IN BUS <= ACC DATA IN BUS;
     RAM : process (CLOCK, RAM ADDR BUS, RAM UNIT)
     begin
        if (rising edge(CLOCK)) then
            if (RAM_WR = '1') then
                RAM UNIT (conv integer (RAM ADDR BUS)) <= RAM DATA IN BUS;
            end if;
        RAM DATA OUT BUS <= RAM UNIT(conv integer(RAM ADDR BUS));
     end process RAM;
end RAM arch;
```

Елемент RAM:

RAM_intf

```
RAM_DATA_OUT_BUS(7:0)
      RAM WR
      CLOCK
      RAM ADDR BUS(1:0)
      ACC DATA IN BUS(7:0)
Файл ALU.vhd:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity ALU intf is
port(
        IN SEL OUT BUS : IN STD LOGIC VECTOR (7 downto 0);
        ACC DATA OUT BUS : IN STD LOGIC VECTOR (7 downto 0);
        OP_CODE_BUS : IN STD_LOGIC_VECTOR(1 downto 0);
        ACC_DATA_IN_BUS : OUT STD_LOGIC_VECTOR(7 downto 0);
        OVER FLOW : OUT STD LOGIC
        --OF - overflow
        );
end ALU intf;
architecture ALU arch of ALU intf is
begin
ALU : process (OP CODE BUS, IN SEL OUT BUS, ACC DATA OUT BUS)
        variable A : unsigned(7 downto 0);
        variable B : unsigned(7 downto 0);
        variable temp : std logic vector(8 downto 0);
        A := unsigned (ACC DATA OUT BUS);
        B := unsigned(IN SEL OUT BUS);
        if OP CODE BUS = "00" then
            ACC DATA IN BUS <= STD LOGIC VECTOR (B);
        elsif OP CODE BUS = "01" then
            temp := STD LOGIC VECTOR('0' & A) + STD LOGIC VECTOR('0' & B);
                if (temp(8) = '1') then
                    OVER FLOW <= '1';
                    else
                        OVER FLOW <= '0';
                        end if;
            ACC DATA IN BUS <= temp(7 downto 0);
        elsif OP CODE BUS = "10" then
```

temp := STD LOGIC VECTOR('0' & A) - STD LOGIC VECTOR('0' & B);

Елемент ALU:

ALU_intf

IN_SEL_OUT_BUS(7:04)CC_DATA_IN_BUS(7:0)

ACC_DATA_OUT_BUS(7:0)

OP_CODE_BUS(1:0)

OVER_FLOW

Файл ACC.vhd:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ACC intf is
port(
        CLOCK
                       : IN STD LOGIC;
        ACC RST
                           : IN STD LOGIC;
        ACC WR
                           : IN STD LOGIC;
        ACC DATA IN BUS
                           : IN STD LOGIC VECTOR (7 downto 0);
        ACC DATA OUT BUS : OUT STD LOGIC VECTOR (7 downto 0)
end ACC intf;
architecture ACC arch of ACC intf is
signal ACC DATA : STD LOGIC VECTOR(7 downto 0);
```

```
begin
    ACC : process (CLOCK, ACC DATA)
    begin
        if (rising edge(CLOCK)) then
            if (ACC RST = '1') then
                ACC DATA <= "00000000";
            elsif (ACC WR = '1') then
               ACC DATA <= ACC DATA IN BUS;
            end if;
        end if;
        ACC DATA OUT BUS <= ACC DATA;
     end process ACC;
end ACC arch;
Елемент АСС:
       ACC intf
       CLOCK
       ACC RST
       ACC WR
<del>ACC</del> 120/05/TCA DODAUTAT BNU/158/17/SD()7<del>[:0)</del>
Файл SEGDEC.vhd:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity SEGDEC intf is
port(
        CLOCK
                      : IN STD LOGIC;
        ACC_DATA_OUT_BUS : IN STD_LOGIC_VECTOR(7 downto 0);
       RESET
               : IN STD LOGIC;
       OverFlow IN : IN STD LOGIC;
       COMM ONES : OUT STD LOGIC;
        COMM DECS : OUT STD LOGIC;
       COMM HUNDREDS : OUT STD LOGIC;
        SEG A
               : OUT STD LOGIC;
        SEG B
                : OUT STD LOGIC;
        SEG C
               : OUT STD LOGIC;
        SEG D
               : OUT STD LOGIC;
        SEG E
               : OUT STD LOGIC;
        SEG F
               : OUT STD LOGIC;
               : OUT STD LOGIC;
               : OUT STD LOGIC;
        OverFlow OUT : OUT STD LOGIC := '0'
```

```
);
end SEGDEC intf;
architecture SEGDEC arch of SEGDEC intf is
signal ONES BUS : STD LOGIC VECTOR(3 downto 0) := "0000";
signal DECS BUS : STD LOGIC VECTOR(3 downto 0) := "0000";
signal HONDREDS BUS : STD LOGIC VECTOR(3 downto 0) := "0000";
begin
OVERFLOW INDICATE : process (OverFlow IN, RESET)
    begin
        --if rising edge (CLOCK) then
        if (RESET = '1') then
            OverFlow OUT <= '0';</pre>
            elsif (RESET = '0' and OverFlow IN = '1') then
                OverFlow OUT <= '1';
                end if;
            --end if;
    end process OVERFLOW INDICATE;
BIN TO BCD : process (ACC DATA OUT BUS)
        variable hex src : STD LOGIC VECTOR(7 downto 0) ;
        variable bcd : STD_LOGIC_VECTOR(11 downto 0);
    begin
                        := (others => '0') ;
                       := ACC DATA OUT BUS;
        hex src
        for i in hex_src'range loop
            if bcd(3 downto 0) > "0100" then
                bcd(3 downto 0) := bcd(3 downto 0) + "0011";
            end if ;
            if bcd(7 downto 4) > "0100" then
                bcd(7 downto 4) := bcd(7 downto 4) + "0011";
            end if ;
            if bcd(11 downto 8) > "0100" then
                bcd(11 downto 8) := bcd(11 downto 8) + "0011";
            end if ;
            bcd := bcd(10 downto 0) & hex src(hex src'left) ; -- shift bcd + 1
new entry
           hex src := hex src(hex src'left - 1 downto hex src'right) & '0'; --
shift src + pad with 0
        end loop ;
        HONDREDS BUS
                          <= bcd (11 downto 8);</pre>
                       <= bcd (7 downto 4);</pre>
        DECS BUS
        ONES BUS
                       <= bcd (3 downto 0);</pre>
    end process BIN TO BCD;
     INDICATE : process(CLOCK)
        type DIGIT TYPE is (ONES, DECS, HUNDREDS);
                              : DIGIT TYPE := ONES;
        variable CUR DIGIT
        variable DIGIT VAL
                             : STD LOGIC VECTOR(3 downto 0) := "0000";
        variable DIGIT CTRL
                                 : STD LOGIC VECTOR (6 downto 0) := "0000000";
        variable COMMONS_CTRL : STD_LOGIC_VECTOR(2 downto 0) := "000";
        begin
            if (rising edge(CLOCK)) then
                if(RESET = '0') then
                    case CUR DIGIT is
                        when ONES =>
                              DIGIT VAL := ONES_BUS;
                              CUR DIGIT := DECS;
```


```
COMMONS CTRL := "001";
                            when DECS =>
                                   DIGIT VAL := DECS BUS;
                                   CUR DIGIT := HUNDREDS;
                                   \overline{\text{COMMONS}} CTRL := "010";
                            when HUNDREDS =>
                                   DIGIT VAL := HONDREDS BUS;
                                   CUR DIGIT := ONES;
                                   COMMONS CTRL := "100";
                            when others =>
                                   DIGIT VAL := ONES_BUS;
                                   CUR DIGIT := ONES;
                                   COMMONS CTRL := "000";
                       end case;
                       case DIGIT VAL is
                                                            --abcdefg
                            when "0000" => DIGIT CTRL := "1111110";
                            when "00001" => DIGIT_CTRL := "0110000";
when "0010" => DIGIT_CTRL := "1101101";
when "0011" => DIGIT_CTRL := "1111001";
                            when "0100" => DIGIT_CTRL := "0110001";
when "0101" => DIGIT_CTRL := "1011011";
when "0110" => DIGIT_CTRL := "10111111";
                            when "0111" => DIGIT_CTRL := "1110000";
                            when "1000" => DIGIT_CTRL := "11111111";
                            when "1001" => DIGIT_CTRL := "1111011";
                            when others => DIGIT CTRL := "0000000";
                       end case;
                  else
                       DIGIT VAL := ONES BUS;
                       CUR DIGIT := ONES;
                       COMMONS CTRL := "000";
                  end if;
                  COMM HUNDREDS <= COMMONS CTRL (2);
                  SEG A <= DIGIT CTRL(6);
                  SEG B <= DIGIT CTRL(5);
                  SEG C <= DIGIT CTRL (4);
                  SEG D <= DIGIT CTRL(3);
                  SEG E <= DIGIT CTRL(2);
                   SEG F <= DIGIT CTRL(1);</pre>
                   SEG G <= DIGIT CTRL(0);</pre>
                  DP <= '0';
              end if;
    end process INDICATE;
end SEGDEC arch;
```

Елемент SEGDEC:

SEGDEC_intf

 CLOCK	COMM_ONES	
	COMM_DECS	
COM	IM_HUNDREDS	
	SEG_A	
	SEG_B	
	SEG_C	
	SEG_D	
	SEG_E	
	SEG_F	
	SEG_G	
ACC_DATA_OUT_BUS(7:0	DP	
RESET		
OverFlow_IN	OverFlow_OUT	

Схема для Top Level:



Файл Constraints.ucf:

#******	*******************
******	******************
*****#	
#	UCF for ElbertV2 Development Board
#	
#******	******************
******	******************

CONFIG VCCAUX =	"3.3";
# Clock 12 MHz	
NET "CLOCK"	LOC = P129 IOSTANDARD = LVCMOS33 PERIOD
= 12MHz;	
###################	#######################################
##############################	###########
#	LED
######################	######################################

```
NET "OVERFLOW"
                  LOC = P46 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
Seven Segment Display
NET "A_OUT"
            LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
|DRIVE = 12;
            LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
 NET "B OUT"
|DRIVE = 12;
 NET "C OUT"
            LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
|DRIVE = 12;
            LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
 NET "D OUT"
|DRIVE = 12;
 NET "E OUT"
            LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
|DRIVE = 12;
 NET "F OUT"
           LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
|DRIVE = 12;
            LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
 NET "G OUT"
|DRIVE = 12;
 NET "DP OUT" LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW =
SLOW \mid DRIVE = 12;
 NET "COMMON 2 OUT"
                     LOC = P124 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
 NET "COMMON 1 OUT"
                     LOC = P121 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
 NET "COMMON 0 OUT"
                     LOC = P120 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
DP Switches
NET "DATA IN(0)"
                 LOC = P70 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA IN(1)"
                LOC = P69 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(2)"
                LOC = P68 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(3)"
                LOC = P64 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
```

```
NET "DATA_IN(4)" LOC = P63 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
  NET "DATA IN(5)" LOC = P60 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
  NET "DATA_IN(6)" LOC = P59 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
  NET "DATA_IN(7)" LOC = P58 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
Switches
NET "ENTER OP1" LOC = P80 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
  NET "ENTER OP2" LOC = P79 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
  NET "CALCULATE" LOC = P78 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
  NET "RESET" LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
Файл TestTopLevel.vhd:
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
LIBRARY UNISIM;
USE UNISIM. Vcomponents. ALL;
ENTITY TopLevel TopLevel sch tb IS
END TopLevel TopLevel sch tb;
ARCHITECTURE behavioral OF TopLevel TopLevel sch tb IS
  COMPONENT TopLevel
  PORT ( RESE : IN STD_LOGIC;
ENTER_OP1 : IN STD_LOGIC;
ENTER_OP2 : IN STD_LOGIC;
CALCULATE : IN STD_LOGIC;
        COMMON 0 OUT : OUT STD LOGIC;
COMMON 1 OUT : OUT STD LOGIC;
COMMON 2 OUT : OUT STD LOGIC;
        A_OUT : OUT STD_LOGIC;
B_OUT : OUT STD_LOGIC;
        B_OUT: OUT STD_LOGIC;

C_OUT: OUT STD_LOGIC;

D_OUT: OUT STD_LOGIC;

E_OUT: OUT STD_LOGIC;

F_OUT: OUT STD_LOGIC;

G_OUT: OUT STD_LOGIC;

DP_OUT: OUT STD_LOGIC;

CLOCK: IN STD_LOGIC;
```

```
DATA IN : IN STD LOGIC VECTOR (7 DOWNTO 0);
            OVER FLOW: OUT STD LOGIC);
   END COMPONENT;
    signal op1 : STD LOGIC VECTOR(7 DOWNTO 0);
    signal op2 : STD LOGIC VECTOR(7 DOWNTO 0);
   SIGNAL RESE : STD LOGIC;
   SIGNAL ENTER_OP1 : STD_LOGIC;
   SIGNAL ENTER OP2 : STD LOGIC;
   SIGNAL CALCULATE : STD LOGIC;
   SIGNAL COMMON_0_OUT : STD_LOGIC;
   SIGNAL COMMON 1 OUT : STD LOGIC;
SIGNAL COMMON 2 OUT : STD LOGIC;
   SIGNAL A_OUT : STD_LOGIC;
SIGNAL B_OUT : STD_LOGIC;
   SIGNAL C OUT : STD LOGIC;
   SIGNAL C_OUT: STD_LOGIC;
SIGNAL D_OUT: STD_LOGIC;
SIGNAL E_OUT: STD_LOGIC;
SIGNAL F_OUT: STD_LOGIC;
SIGNAL G_OUT: STD_LOGIC;
SIGNAL DP_OUT: STD_LOGIC;
SIGNAL CLOCK: STD_LOGIC;
SIGNAL DATA_IN: STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL OVER_FLOW: STD_LOGIC;
     constant CLK_period: time := 1 us;
      constant TC_period: time := 65536 us;
BEGIN
   UUT: TopLevel PORT MAP (
         RESE => RESE,
         ENTER OP1 => ENTER OP1,
         ENTER OP2 => ENTER OP2,
         CALCULATE => CALCULATE,
         COMMON 0 OUT => COMMON 0 OUT,
         COMMON 1 OUT => COMMON 1 OUT,
         COMMON 2 OUT => COMMON 2 OUT,
         A OUT => A OUT,
         B OUT => B OUT,
          C OUT => C OUT,
         D OUT => D OUT,
          E OUT => E OUT,
          F OUT => F OUT,
          G OUT => G OUT,
          DP OUT => DP_OUT,
          CLOCK => CLOCK,
         DATA IN => DATA IN,
         OVER FLOW => OVER FLOW
   );
CLK process : process
    begin
         CLOCK <= '1';
         wait for CLK period/2;
         CLOCK <= '0';
         wait for CLK period/2;
     end process CLK_process;
     stim proc: process
    begin
    RESE <= '1';
    ENTER OP1 <= '0';
    ENTER OP2 <= '0';
```

```
CALCULATE <= '0';
    DATA IN <= (others => '0');
    wait for 2*CLK period;
    RESE <='0';
    wait for 4*TC period;
    ENTER OP1 <= '1';
    DATA IN <= op1;
    wait for 2*TC period;
    ENTER OP1 <= '0';
    wait for 4*TC period;
    ENTER OP2 <= '1';
    DATA IN <= op2;
    wait for 2*TC period;
    ENTER_OP2 <= '0';
    wait for 4*TC period;
    CALCULATE <= '1';
    wait for 8*TC period;
    end process stim proc; --1.835 s
END;
```

Перевірка результату

```
OP1=00000100;


OP2=00001000;


((OP1 or OP2) + OP2) - 3 = 00010001;


1)OP1 or OP2 = 00000100 or 00001000 = 00001100;

2) (OP1 or OP2) + OP2 = 00001100 + 00001000 = 00010100;

3) ((OP1 or OP2) + OP2) - 3 = 00010100 - 3 = 00010001;
```







Висновок: Під час даної лабораторної роботи, я на базі стенда Elbert V2 – Spartan 3A FPGA, реалізував цифровий автомат для обчислення значення заданого виразу.