ns it executes

in instruction uction. These

e, or opcode. more source

he case of a sk). In most instruction. an explicit

ltiple

sor for execu-

DD, 1/O). The

ch the next

ust be sup-

on of different ne processor's

10.1 / MACHINE INSTRUCTION CHARACTERISTICS 337 Source and result operands can be in one of three areas: Main or virtual memory: As with next instruction references, the main or vir-

 Processor register: With rare exceptions, a processor contains one or more that much be referenced by: registers that may be referenced by machine instructions. If only one register registers reference to it may be implicit. If more than one register exists, then each register is assigned a unique number, and the instruction must contain

I/O device: The instruction must specify the I/O module and device for the operation. If memory-mapped I/O is used, this is just another main or virtual

Instruction Representation

Within the computer, each instruction is represented by a sequence of bits. The instruction is divided into fields, corresponding to the constituent elements of the instruction. A simple example of an instruction format is shown in Figure 10.2. As another example, the IAS instruction format is shown in Figure 2.2. With most instruction sets, more than one format is used. During instruction execution, an instruction is read into an instruction register (IR) in the processor. The processor must be able to extract the data from the various instruction fields to perform the

It is difficult for both the programmer and the reader of textbooks to deal with binary representations of machine instructions. Thus, it has become common practice to use a symbolic representation of machine instructions. An example of this was used for the IAS instruction set, in Table 2.1.

Opcodes are represented by abbreviations, called mnemonics, that indicate the operation. Common examples include

ADD

SUB Subtract MPY Multiply

Divide

Load data from memory

STOR Store data to memory Operands are also represented symbolically. For example, the instruction

ADD R. Y

4 Bits	6 Bits	6 Bits	
Opcode	Operand reference	Operand reference	

21 June 2024

may mean add the value contained in data location Y to the contents of rep_{R_1,\ldots,R_n} may mean add the value contained in data location in memory, and R_1 refu may mean add the value contained in data location in memory, and R refers to the address of a location in memory, and R refers to this example, Y refers to the address of a location in memory, and R refers to this example, Y refers to the address of a location in memory, and R refers to Y refers to the address of a location in memory, and R refers to Y refers to the address of a location in memory, and R refers to Y refers to the address of a location in memory, and R refers to Y refers to the address of a location in memory, and R refers to Y refers to the address of a location in memory, and R refers to Y refers to the address of a location in memory, and R refers to Y refers to the address of a location in memory, and R refers to Y refers to the address of a location in memory, and R refers to Y refers to the address of a location in memory, and R refers to Y in this example, Y refers to the address of a location to menuny and the refers to the address of a location to menuny and the refers to the address of a location to menuny and the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the address of a location to the refers to the refers to the refers to the address of a location to the refers to th not on its address.

Thus, it is possible to write a machine-language program in symbolic logic.

Thus, it is possible to write a machine-language program in symbolic logic.

Thus, it is possible to write a machine-tangunge program or symbolic form.

Each symbolic opcode has a fixed binary representation, and the programmer year.

Each symbolic opcode has a fixed binary representation. Each symbolic opcode has a fixed binary representation and the programmer specifies the location of each symbolic operand. For example, the programmer might begin with a list of definitions:

$$X = 513$$
$$Y = 514$$

and so on. A simple program would accept this symbolic input, convert opcodes and so on. A simple program would use and construct binary machine instruction, and operand references to binary form, and construct binary machine instruction. machine-language programmers are rare to the point of nonexistence. Mou

Machine language programs today are written in a high-level language or, failing that, assembly programs today are written in a discussed at the end of this chapter. However, symbolic machine language, which is discussed in the describing machine instructions, and we will use it language remains a useful tool for describing machine instructions, and we will use it

Instruction Types

Consider a high-level language instruction that could be expressed in a language such as BASIC or FORTRAN. For example,

$$X = X + Y$$

This statement instructs the computer to add the value stored in Y to the value stored in X and put the result in X. How might this be accomplished with machine instructions? Let us assume that the variables X and Y correspond to locations 513 and 514. If we assume a simple set of machine instructions, this operation could be accom-

- 1. Load a register with the contents of memory location 513.
- 2. Add the contents of memory location 514 to the register.
- 3. Store the contents of the register in memory location 513.

As can be seen, the single BASIC instruction may require three machine instructions. This is typical of the relationship between a high-level language and a machine language. A high-level language expresses operations in a concise algebraic form, using variables A machine language expresses operations in a basic form involving the movement of data to or from registers.

With this simple example to guide us, let us consider the types of instructions that must be included in a practical computer. A computer should have a set of instructions that allows the user to formulate any data processing task. Another way to view it is to consider the capabilities of a high-level programming language. Any program written in a high-level language must be translated into machine language to be executed. Thus, the set of machine instructions must be sufficient to est

any of the inst rize instructio . Data pr

- Data sto
- Data m
- · Control

Arithme data. Logic (H numbers; thu may wish to registers. The ory and the memory and to test the va then used to We wi

this chapter

Number

One of the number of significant

useful at th What Evidently, a all arithme (two source ence sourc address, wh tion, the ne

This to contain and the ac extremely address of

could be each instri location. E temporary four instru

relatively June 2024 in any of the instructions from a high-level language. With this in mind we can category , pata processing: Arithmetic and logic instructions

- Data storage: Memory instructions
- Data movement: I/O instructions
- . Control: Test and branch instructions

Arithmetic instructions provide computational capabilities for processing numeric data. Logic (Boolean) instructions operate on the bits of a word as bits rather than as data Dose numbers; thus, they provide capabilities for processing any other type of data the user may wish to employ. These operations are performed primarily on data in processor. may want to the must be memory instructions for moving data in processor negisters. If instructions for moving data between memory instructions for moving data in processor. ony and the registers. I/O instructions are needed to transfer programs and data into memory and the results of computations back out to the user. Test instructions are used to test the value of a data word or the status of a computation. Branch instructions are then used to branch to a different set of instructions depending on the decision made.

We will examine the various types of instructions in greater detail later in this chapter.

One of the traditional ways of describing processor architecture is in terms of the number of addresses contained in each instruction. This dimension has become less significant with the increasing complexity of processor design. Nevertheless, it is useful at this point to draw and analyze this distinction.

What is the maximum number of addresses one might need in an instruction? Evidently, arithmetic and logic instructions will require the most operands. Virtually all arithmetic and logic operations are either unary (one source operand) or binary (two source operands). Thus, we would need a maximum of two addresses to reference source operands. The result of an operation must be stored, suggesting a third address, which defines a destination operand. Finally, after completion of an instruction, the next instruction must be fetched, and its address is needed

This line of reasoning suggests that an instruction could plausibly be required to contain four address references: two source operands, one destination operand, and the address of the next instruction. In practice, four-address instructions are extremely rare. Most instructions have one, two, or three operand addresses, with the address of the next instruction being implicit (obtained from the program counter).

Figure 10.3 compares typical one-, two-, and three-address instructions that could be used to compute $Y = (A - B)/[C + (D \times E)]$. With three addresses, each instruction specifies two source operand locations and a destination operand location. Because we choose not to alter the value of any of the operand locations, a lemporary location, T, is used to store some intermediate results. Note that there are

four instructions and that the original expression had five operands. Three-address instruction formats are not common because they require a relatively long instruction format to hold the three address references. With twoaddress instructions, and for binary operations, one address must do double duty as

21 June 2024

nachine ill use it

register R refers to a

of a locas

olic form

mer spec-

er might

opcodes

uctions

ce. Most

ssembly

nguage stored

strucd 514. ccom-

and a tions

et of way Any ress

18.1 MACHINE INSTRUCTION CHARACTERISTICS The operation of the processor is determined by the instructions it executed the operation of the processor is determined by the instruction of the collection of the collecti


The operation of the processor is determined by the operation of the processor is determined by the operation of the operation of different referred to as machine instructions or computer instructions. The collection of different referred to as the processor of the operation of referred to as machine instructions or computer instructions to as the processor, instructions that the processor can execute is referred to as the processor, instruction set.

Elements of a Machine Instruction

Each instruction must contain the information required by the processor for e_{XCCB} . Each instruction must contain the figure 3.6, shows the steps involved in instruction figure 10.1, which repeats Figure 3.6, shows the steps involved in instruction execution and, by implication, defines the elements of a machine instruction. These elements are as follows:

- Operation code: Specifies the operation to be performed (e.g., ADD, I/O), The operation is specified by a binary code, known as the operation code, or opcode
- Source operand reference: The operation may involve one or more source operands, that is, operands that are inputs for the operation.
- · Result operand reference: The operation may produce a result.
- . Next instruction reference: This tells the processor where to fetch the next instruction after the execution of this instruction is complete.

The next instruction to be fetched is located in main memory or, in the case of a virtual memory system, in either main memory or secondary memory (disk). In most cases, the next instruction to be fetched immediately follows the current instruction. In those cases, there is no explicit reference to the next instruction. When an explicit reference is needed, then the main memory or virtual memory address must be supplied. The form in which that address is supplied is discussed in Chapter 11.



Source an

Main or v tual mem

· Processor registers t exists, ref each regi the numb

. I/O device operation memory

Instruction

Within the co instruction is instruction. A another exam instruction se instruction is must be able required oper It is diffi

binary represe tice to use a s used for the L Opcode:

operation. Co

ADD SUB

STOR Operands are

as clearly and completely as possible, the nature and characteristics of modern-day computers. This task is a challenging one for two reasons.

First, there is a tremendous variety of products, from single-chip microcomputers costing a few dollars to supercomputers costing tens of militons of dollars, that can rightly claim the name computer. Variety is exhibited not only in cost, but also in size, performance, and application. Second, the rapid pace of change that has always characterized computer technology continues with no letup. These changes cover all aspects of computer technology, from the underlying integrated circuit technology used to construct computer components to the increasing use of parallel organization concepts in combining those components.

In spite of the variety and pace of change in the computer field, certain fundamental concepts apply consistently throughout. To be sure, the application of these concepts depends on the current state of technology and the price-preformance objectives of the designer. The intent of this book is to provide a thorough discussion of the fundamentals of computer organization and architecture and to relate these to contemporary computer design issues. This chapter introduces the descriptive approach to be taken.

1.1 ORGANIZATION AND ARCHITECTURE

In describing computers, a distinction is often made between computer architecture and computer organization. Although it is difficult to give precise definitions for these terms, a consensus exists about the general areas covered by each (e.g., see [VRAN80],[SIEW82], and [BELL78a]).

Computer architecture refers to those attributes of a system visible to a programmer or, put another way, those attributes that have a direct impact on the logical execution of a program. Computer organization refers to the operational units and their interconnections that realize the architectural specifications. Examples of architectural attributes include the instruction set, the number of bits used to represent various data types (e.g., numbers, characters), I/O mechanisms, and techniques for addressing memory. Organizational attributes include those hardware details transparent to the programmer, such as control signals; interfaces between the computer and peripherals; and the memory technology used.

As an example, it is an architectural design issue whether a computer will have a multiply instruction. It is an organizational issue whether that instruction will be implemented by a special multiply unit or by a mechanism that makes repeated use of the add unit of the system. The organizational decision may be based on the anticipated frequency of use of the multiply instruction, the relative speed of the two approaches, and the cost and physical size of a special multiply unit.

Historically, and still today, the distinction between architecture and organization has been an important one. Many computer manufacturers offer a family of computer models, all with the same architecture but with differences in organization. Consequently, the different models in the family have different price and performance characteristics. Furthermore, a particular architecture may span many years and



KEY POINTS

- The essential elements of a computer instruction are the opcode, which specifies the operation to be performed; the source and destination operand references, which specify the input and output locations for the operation; and a next instruction reference, which is usually
- Opcodes specify operations in one of the following general categories: arithmetic and logic operations; movement of data between two registers, register and memory, or two memory locations; I/O; and control.
- Operand references specify a register or memory location of operand data. The type of data may be addresses, numbers, characters, or logical
- A common architectural feature in processors is the use of a stack, which may or may not be visible to the programmer. Stacks are used to manage procedure calls and returns and may be provided as an alternative form of addressing memory. The basic stack operations are PUSH, POP, and operations on the top one or two stack locations. Stacks typically are implemented to grow from higher addresses to lower addresses.
- Processors may be categorized as big endian, little endian, or bi-endian. A multibyte numerical value stored with the most significant byte in the lowest numerical address is stored in big-endian fashion. The little-endian style stores the most significant byte in the highest numerical address. A bi-endian processor can handle both styles.

Much of what is discussed in this book is not readily apparent to the user or programr of a computer. If a programmer is using a high-level language, such as Pascal or Ada, very little of the architecture of the underlying machine is visible.

One boundary where the computer designer and the computer programmer can view the same machine is the machine instruction set. From the designer's point view, the machine instruction set provides the functional requirements for the processor: implementing the processor is a task that in large part involves impleenting the machine instruction set. The user who chooses to program in machine language (actually, in assembly language; see Section 10.6) becomes aware of the sister and memory structure, the types of data directly supported by the machine,

A description of a computer's machine instruction set goes a long way toward and the functioning of the ALU. explaining the computer's processor. Accordingly, we focus on machine instructions in this chapter and the next.

LOAD	D	$AC \leftarrow I$
MPY		AC ← A
ADD		AC ← A
STOR		$Y \leftarrow AC$
LOAD		AC ← A
	В	AC ← A
DIV	Y	AC ← A
STOR		Y ← A(

Comment

Figure 10.3 Programs to Execute $Y = \frac{A - B}{C + (D \times E)}$

both an operand and a result. Thus, the instruction SUB Y, B carries out the calculation Y = B and stores the result in Y. The two-address format reduces the space requirement but also introduces some awkwardness. To avoid altering the value of an operand, a MOVE instruction is used to move one of the values to a result or temporary location before performing the operation. Our sample program expans to sain struction is one sinstruction.

Simpler yet is the one-address instruction. For this to work, a second address, must be implicit. This was common in earlier machines, with the implied address being a processor register known as the accumulator (AC). The accumulator contains one of the operands and is used to store the result. In our example, eight instructions are needed to accomplish the task.

It is, in fact, possible to make do with zero addresses for some instructions. Zeroaddress instructions are applicable to a special memory organization, called a stack A stack is a last-in-first-out set of locations. The stack is in a known location and, often at least the top two elements are in processor registers. Thus, zero-address instructions would reference the top two stack elements. Stacks are described in Appendix 10A. Their use is explored further later in this chapter and in Chapter 11.

Table 10.1 summarizes the interpretations to be placed on instructions will zero, one, two, or three addresses. In each case in the table, it is assumed that the address of the next instruction is implicit, and that one operation with two source operands and one result operand is to be performed.

The number of addresses per instruction is a basic design decision. Fewer addresses per instruction is a basic design decision. Fewer addresses per instruction is at the property of the search of the season per instructions and the season per instructions of shorter length. On the other hand, programs contain more total instructions, which in general results in longer execution times and longer, more complex programs. Also, there is an important of the property of the season in the property of the season in the property of the season in the s

tale 10.1 Utilization of

-1	able 10.1	Utilization
١	Number	of Addresse
ŀ		3
		2
		1
		0

AC = accumulator
T = top of stack
(T - 1) = second elem
A, B, C = memory or r

threshold between address instructions, purpose register, the to have multiple gen formed solely on reg erences, this speeds multiple registers, n three-address instru

The design to instruction are comp references a memor bits are needed for machine may offer a one or more bits. I instruction formats.

Instruction Set

One of the most instruction set desi affects so many asp the functions perfo implementation of controlling the prodesigning the instru

It may surprise to the design of inse of disagreement of important of these

- Operation recomplex operation
 - * Data types:

21 June 2024 and

Number of Addresses	Symbolic Representation	istructions)	
3	OP A, B, C	Interpretation	
2	OP A, B	A ← B OP C	
0	OPA	A ← A OP B	
o s accumulator	OP	$AC \leftarrow ACOPA$ $T \leftarrow (T-1)OPT$	

top of stack

1) = second element of stack = memory or register locations

threshold between one-address and multiple-address instructions. With oneaddress instructions, the programmer generally has available only one generalpurpose register, the accumulator. With multiple-address instructions, it is common to have multiple general-purpose registers. This allows some operations to be performed solely on registers. Because register references are faster than memory references, this speeds up execution. For reasons of flexibility and ability to use multiple registers, most contemporary machines employ a mixture of two- and three-address instructions.

The design trade-offs involved in choosing the number of addresses per instruction are complicated by other factors. There is the issue of whether an address references a memory location or a register. Because there are fewer registers, fewer hits are needed for a register reference. Also, as we shall see in the next chapter, a machine may offer a variety of addressing modes, and the specification of mode takes one or more bits. The result is that most processor designs involve a variety of instruction formats.

Instruction Set Design

One of the most interesting, and most analyzed, aspects of computer design is instruction set design. The design of an instruction set is very complex because it affects so many aspects of the computer system. The instruction set defines many of the functions performed by the processor and thus has a significant effect on the implementation of the processor. The instruction set is the programmer's means of controlling the processor. Thus, programmer requirements must be considered in

designing the instruction set. It may surprise you to know that some of the most fundamental issues relating to the design of instruction sets remain in dispute. Indeed, in recent years, the level of disagreement concerning these fundamentals has actually grown. The most important of these fundamental design issues include the following:

- Operation repertoire: How many and which operations to provide, and how
- Data types: The various types of data upon which operations are performed complex operations should be
- * Instruction format: Instruction length (in bits), number of addresses, size of 21 June 2024 various fields, and so on

s out the calcuduces the space ng the value of s to a result or ogram expands

C - B

second address d address being nstructions are

ructions. Zerocalled a stack. tion and, often, ess instructions appendix 10A.

tructions with imed that the th two source

cision. Fewer e, requiring a On the other ults in longer an important

- Registers: Number of processor registers that can be referenced by instructional and their use
- Addressing: The mode or modes by which the address of an operand is specified.

These issues are highly interrelated and must be considered together in designing an instruction set. This book, of course, must consider them in some sequence, but a attempt is made to show the interrelationships.

attempt is made to show the intertexe.

Because of the importance of this topic, much of Part Three is devoted in Because of the importance of this topic, much of Part Three is devoted instruction set design. Following this overview section, this chapter examines the third and operation repertoric Chapter II examines addressing modes (which include consideration of registers) and instruction formats. Chapter I3 examines the refused instruction set computer (RISC; RISC architecture calls into question many of againstruction set design decisions traditionally made in commercial computers.

10.2 TYPES OF OPERANDS

Machine instructions operate on data. The most important general categories of data are

- Addresses
- Numbers
- Characters
- Logical data

We shall see, in discussing addressing modes in Chapter 11, that addresses are, a fact, a form of data. In many cases, some calculation must be performed on the operand reference in an instruction to determine the main or virtual memory address In this context, addresses can be considered to be unsigned integers.

Other common data types are numbers, characters, and logical data, and ext of these is briefly examined in this section. Beyond that, some machines define specialized data types or data structures. For example, there may be machine operation that operate directly on a list or a string of characters.

Numbers

All machine languages include numeric data types. Even in nonnumeric data for cossing, there is a need for numbers to eat as counters, field widths, and so forth & important distinction between numbers used in ordinary mathematics and number stored in a computer is that the latter are limited. This is true in two sense, fig. there is a limit to the magnitude of numbers representable on a machine and scool in the case of floating-point numbers, a limit to their precision. Thus, the programmer is faced with understanding the consequences of rounding, overflow, and underly

Three types of numerical data are common in computers:

- Integer or fixed point
- Floating point
- Decimal

We examined the first two is about decimal numbers.

Although all internal users of the system deal convert from decimal to be for applications in which comparatively simple comnumbers in decimal form, packed decimal.

With packed decimal obvious way, with two digits and 9 = 1001. Note that the 4-bit values are used. To 6 multiples of 8 bits. Thus, the less compact than a straigh head. Negative numbers calleft or right end of a strings stand for the minus sign.

Many machines pro directly on packed decim described in Section 9.3 bu

Character

A common form of data convenient for human be transmitted by data proc designed for binary data. characters are represente example of this is the M code in the International States as the American S Table 7.1). Each characte thus, 128 different charac necessary to represent pr control characters. Some the printing of characters procedures. IRA-encode using 8 bits per character. error detection. In the la binary 1s in each octet is

Textbooks often refer to this a encoding of each decimal digit by

KEY POINTS


- An operand reference in an instruction either contains the actual value of the operand (immediate) or a reference to the address of the operand. A wide variety of addressing modes is used in various instruction sets. These include direct (operand address is in address field), indirect (address field points to a location that contains the operand address), register, register indirect, and various forms of displacement, in which a register value is added to an address value to produce the operand address.
- The instruction format defines the layout fields in the instruction. Instruction format design is a complex undertaking, including such consideration as instruction length, fixed or variable length, number of bits assigned to opcode and each operand reference, and how addressing mode is determined.

In Chapter 10, we focused on what an instruction set does. Specifically, we examined the types of operands and operations that may be specified by machine instructions. This chapter turns to the question of how to specify the operands and operations of instructions. Two issues arise: First, how is the address of an operand specified, and second, how are the bits of an instruction organized to define the operand addresses and operation of that instruction?

The address field or fields in a typical instruction format are relatively small. We would like to be able to reference a large range of locations in main memory or, for some systems, virtual memory. To achieve this objective, a variety of addressing lechniques has been employed. They all involve some trade-off between address lange and/or addressing flexibility, on the one hand, and the number of memory refstences in the instruction and/or the complexity of address calculation, on the other In this section, we examine the most common addressing techniques:

- · Immediate

- Register
- · Register indirect



These modes are illustrated in Figure 11.1. In this section, we use the following notations

- A = contents of an address field in the instruction
- R = contents of an address field in the instruction that refers to a register
- EA = actual (effective) address of the location containing the referenced operand (X) = contents of operand
- (X) = contents of memory location X or register X

Mode Mode	Algorithm
	Operand = A
Immediate	EA = A
Direct	EA = (A)
Indirect	EA = R
Register	EA = (R)
Register indirect	EA = A + (R)
Displacement	EA = top of stack

Table 11.1 indicates the addre Before beginning this di ally all computer architecture The question arises as to how being used in a particular instr opcodes will use different ad tion format can be used as a which addressing mode is to

The second comment co In a system without virtual ma address or a register. In a vi address or a register. The actu ing mechanism and is invisible

Immediate Addressing

The simplest form of addr value is present in the instru

This mode can be used to Typically, the number will b operand field is used as a the sign bit is extended to

The advantage of in than the instruction fetch i or cache cycle in the instru is restricted to the size of compared with the word l

Direct Addressing

A very simple form of add

21 June 2024 dres

Mode 11.1	Algorithm	Principal Advantage	
	Operand = A		Principal Disadvantage
sexufate	EA = A	No memory reference	Limited operand magnitude
inxt	EA = (A)	Simple	Limited address space
firect	EA = R	Large address space	Multiple memory reference
gister	EA = (R)	No memory reference	Limited address space
gister indirect	EA = A + (R)	Large address space	Extra memory reference
placement		Flexibility	Complexity
d	EA = top of stack	No memory reference	Limited applicability

Table 11.1 indicates the address calculation performed for each addressing mode. Before beginning this discussion, two comments need to be made. First, virtually all computer architectures provide more than one of these addressing modes. The question arises as to how the processor can determine which address mode is being used in a particular instruction. Several approaches are taken. Often, different opcodes will use different addressing modes. Also, one or more bits in the instruction format can be used as a mode field. The value of the mode field determines which addressing mode is to be used.

The second comment concerns the interpretation of the effective address (EA). In a system without virtual memory, the effective address will be either a main memory address or a register. In a virtual memory system, the effective address is a virtual address or a register. The actual mapping to a physical address is a function of the paging mechanism and is invisible to the programmer.

The simplest form of addressing is immediate addressing, in which the operand value is present in the instruction

This mode can be used to define and use constants or set initial values of variables. Typically, the number will be stored in two complement form; the leftmost bit of the operand field is used as a sign bit. When the operand is loaded into a data register, the sign bit is extended to the left to the full data word size.

The advantage of immediate addressing is that no memory reference other than the instruction fetch is required to obtain the operand, thus saving one memory or cache cycle in the instruction cycle. The disadvantage is that the size of the number is restricted to the size of the address field, which, in most instruction sets, is small compared with the word length.

g notation:

d operand

A very simple form of addressing is direct addressing in which the address field conlains the effective address of the operand:

The technique was common in earlier generations of computers but is not common The technique was common in earner general memory reference and no special on contemporary architectures. It requires only one memory reference and no special on special contemporary architectures. on contemporary arentectures, resequences and in spec calculation. The obvious limitation is that it provides only a limited address space.

Indirect Addressing

With direct addressing, the length of the address field is usually less than the word with direct nonessing the length, thus limiting the address range. One solution is to have the address field refer to the address of a word in memory, which in turn contains a full-length address of the operand. This is known as indirect addressing:

$$EA = (A)$$

As defined earlier, the parentheses are to be interpreted as meaning contents of The obvious advantage of this approach is that for a word length of N, an address space of 2^N is now available. The disadvantage is that instruction execution requires two memory references to fetch the operand; one to get its address and a second to get its value.

Although the number of words that can be addressed is now equal to 2^N , the number of different effective addresses that may be referenced at any one time is limited to 2^K , where K is the length of the address field. Typically, this is not a burdensome restriction, and it can be an asset. In a virtual memory environment, all the effective address locations can be confined to page 0 of any process. Because the address field of an instruction is small, it will naturally produce low-numbered direct addresses, which would appear in page 0. (The only restriction is that the page size must be greater than or equal to 2^{k} .) When a process is active, there will be repeated references to page 0, causing it to remain in real memory. Thus, an indirect memory reference will involve, at most, one page fault rather than two.

A rarely used variant of indirect addressing is multilevel or cascaded indirect addressing:

$$EA = (...(A)...)$$

In this case, one bit of a full-word address is an indirect flag (I). If the I bit is 0, then the word contains the EA. If the I bit is 1, then another level of indirection is invoked. There does not appear to be any particular advantage to this approach, and its disadvantage is that three or more memory references could be required to fetch an operand.

Register Addressing

Register addressing is similar to direct addressing. The only difference is that the address field refers to a register rather than a main memory address:

$$EA = R$$

To clarify, if the contents of a register address field in an instruction is 5, then register R5 is the intended address, and the operand value is contained in R5. Typically, an address field that references registers will have from 3 to 5 bits, so that 3 total of from 8 to 32 general-purpose registers can be referenced.

The advantages of needed in the instruction As was discussed in Cha processor is much less th ter addressing is that the

If register address the processor registers ber of registers (comp. makes sense only if the into a register from m memory, then a wast operand in a register is achieved. An examp suppose that the algor mented in software. T enced many times an memory location. It is up to the pro

which should be store general-purpose regist language programmer

Register Indirect Just as register address

is analogous to indire address field refers to:

The advantages and l as for indirect address of addresses) of the length location conta one less memory refe

Displacement Ac

A very powerful mo and register indirect context of its use, b displacement address

Displacement addre least one of which is 21 June 2024 The is not common and no special dress space.

than the word ress field refer gth address of

g contents of. N, an address ition requires d a second to

ual to 2N, the y one time is is not a burment, all the Because the nbered direct the page size I be repeated rect memory

aded indirect

bit is 0, then ndirection is pproach, and ired to fetch

e is that the

ion is 5, then in R5. Typiits, so that a

The advantages of register addressing are that (1) only a small address field is needed in the instruction, and (2) no time-consuming memory references are required. needed in the second in Chapter 4, the memory access time for a register internal to the second in t processor is much less than that for a main memory address. The disadvantage of register addressing is that the address space is very limited.

If register addressing is heavily used in an instruction set, this implies that the processor registers will be heavily used. Because of the severely limited numher of registers (compared with main memory locations), their use in this fashion makes sense only if they are employed efficiently. If every operand is brought into a register from main memory, operated on once, and then returned to main memory, then a wasteful intermediate step has been added. If, instead, the operand in a register remains in use for multiple operations, then a real savings is achieved. An example is the intermediate result in a calculation. In particular, suppose that the algorithm for twos complement multiplication were to be implemented in software. The location labeled A in the flowchart (Figure 9.12) is referenced many times and should be implemented in a register rather than a main memory location.

It is up to the programmer to decide which values should remain in registers and which should be stored in main memory. Most modern processors employ multiple general-purpose registers, placing a burden for efficient execution on the assemblylanguage programmer (e.g., compiler writer).

Register Indirect Addressing

Just as register addressing is analogous to direct addressing, register indirect addressing is analogous to indirect addressing. In both cases, the only difference is whether the address field refers to a memory location or a register. Thus, for register indirect address,

$$EA = (R)$$

The advantages and limitations of register indirect addressing are basically the same as for indirect addressing. In both cases, the address space limitation (limited range of addresses) of the address field is overcome by having that field refer to a wordlength location containing an address. In addition, register indirect addressing uses one less memory reference than indirect addressing.

Displacement Addressing

A very powerful mode of addressing combines the capabilities of direct addressing and register indirect addressing. It is known by a variety of names depending on the context of its use, but the basic mechanism is the same. We will refer to this as displacement addressing:

$$EA = A + (R)$$

Displacement addressing requires that the instruction have two address fields, at cast one of which is explicit. The value contained in one address field (value = A) is used directly. The other address field, or an implicit reference based on opcode, w used directly. The other address held, or an angular to the effective age start to the effective age start whose contents are added to A to produce the effective age start whose contents are added to A to produce the effective age start whose contents are added to A to produce the effective age start whose contents are added to A to produce the effective age start whose contents are added to A to produce the effective age start whose contents are added to A to produce the effective age. We will describe three of the most common uses of displacement addressing

- · Relative addressing
- · Base-register addressing
- · Indexing

Relative Addressing For relative addressing, also called PC-relative addressing the implicitly referenced register is the program counter (PC). That is, the next instruction address is added to the address field to produce the EA. Typically, the address field is treated as a twos complement number for this operation. Thus, the effective address is a displacement relative to the address of the instruction.

Relative addressing exploits the concept of locality that was discussed in Chapters 4 and 8. If most memory references are relatively near to the instruction being executed, then the use of relative addressing saves address bits in the instruction

Base-Register Addressing For base-register addressing, the interpretation is the following: The referenced register contains a main memory address, and the address field contains a displacement (usually an unsigned integer representation) from that address. The register reference may be explicit or implicit.

Base-register addressing also exploits the locality of memory references. It is a convenient means of implementing segmentation, which was discussed in Chapter 8. In some implementations, a single segment-base register is employed and is used implicitly. In others, the programmer may choose a register to hold the base address of a segment, and the instruction must reference it explicitly. In this latter case, if the length of the address field is K and the number of possible registers is N, then one instruction can reference any one of N areas of 2K words.

Indexing For indexing, the interpretation is typically the following: The address field references a main memory address, and the referenced register contains a positive displacement from that address. Note that this usage is just the opposite of the interpretation for base-register addressing. Of course, it is more than just a matter of user interpretation. Because the address field is considered to be a memory address in indexing, it generally contains more bits than an address field in a comparable base-register instruction. Also, we shall see that there are some refinements to indexing that would not be as useful in the base-register context. Nevertheless, the method of calculating the EA is the same for both base-register addressing and indexing, and in both cases the register reference is sometimes explicit and sometimes implicit (for different processor types).

An important use of indexing is to provide an efficient mechanism for performing iterative operations. Consider, for example, a list of numbers stored starting at location A. Suppose that we would like to add 1 to each element on the list. We need to fetch each value, add 1 to it, and store it back. The sequence of effective addresses that we need is $A, A + 1, A + 2, \dots$, up to the last location on the list With indexing, this is easily done. The value A is stored in the instruction's address field, and the chosen register, called an index register, is initialized to 0. After each operation, the index register is incremented by 1.

Because index registers are commonly used for such iterative tasks, it is type 1 June 2022 asset there is a need to increment or decrement the index register after each refereing that there is a need to increment or decrement the index register after each referen

to it. Because thi this as part of the isters are devote itly and automat may need to be be depicted as for

In some r is possible to e indexing is per If indexir

First, the conte ing a direct ac nique is useful example, it wa process contr regardless of tions that refe variable poin the displacem With pr

An address is address conta use of this te a program, th ditions. A tab table, the rec

The final a

Appendix 9 are appende filled. Assoc stack. Alterr

memory are

nent addressing:

ive addressing. at is, the next . Typically, the tion. Thus, the uction. s discussed in

the instruction he instruction. erpretation is dress, and the presentation)

erences. It is a in Chapter 8. d and is used base address ter case, if the s N, then one

The address ntains a posposite of the st a matter of nory address comparable finements to ertheless, the dressing and it and some-

ism for perored starting on the list. of effective on the list. on's address . After each

, it is typical ch reference

to it. Because this is such a common operation, some systems will automatically do to it. Because

to it is a part of the same instruction cycle. This is known as autoindexing. If certain regand-world exclusively to indexing it. this is plat to the second sec isters are deconactedly. If general-purpose registers are used, the autoindex operation ity and dittomassions if general purpose registers are used, the autoindex operation may need to be signaled by a bit in the instruction. Autoindexing using increment can

$$EA = A + (R)$$
$$(R) \leftarrow (R) + 1$$

In some machines, both indirect addressing and indexing are provided, and it is possible to employ both in the same instruction. There are two possibilities: The indexing is performed either before or after the indirection.

If indexing is performed after the indirection, it is termed postindexing:

$$EA = (A) + (R)$$

First, the contents of the address field are used to access a memory location containing a direct address. This address is then indexed by the register value. This technique is useful for accessing one of a number of blocks of data of a fixed format. For example, it was described in Chapter 8 that the operating system needs to employ a process control block for each process. The operations performed are the same regardless of which block is being manipulated. Thus, the addresses in the instructions that reference the block could point to a location (value = A) containing a variable pointer to the start of a process control block. The index register contains the displacement within the block.

With preindexing, the indexing is performed before the indirection:

$$EA = (A + (R))$$

An address is calculated as with simple indexing. In this case, however, the calculated address contains not the operand, but the address of the operand. An example of the use of this technique is to construct a multiway branch table. At a particular point in a program, there may be a branch to one of a number of locations depending on conditions. A table of addresses can be set up starting at location A. By indexing into this table, the required location can be found.

Typically, an instruction set will not include both preindexing and postindexing

Stack Addressing

The final addressing mode that we consider is stack addressing. As defined in Appendix 9A, a stack is a linear array of locations. It is sometimes referred to as a pushdown list or last-in-first-out queue. The stack is a reserved block of locations Items are appended to the top of the stack so that, at any given time, the block is partially filled. Associated with the stack is a pointer whose value is the address of the top of the Stack. Alternatively, the top two elements of the stack may be in processor registers in which case the stack pointer references the third element of the stack (Figure 10.14b). The stack pointer is maintained in a register. Thus, references to stack locations in memory are in fact register indirect addresses.

21 June 2024


The stack mode of addressing is a form of implied addressing. The machine instructions need not include a memory reference but implicitly operate on the top of the stack.

11.2 PENTIUM AND POWERPC ADDRESSING MODES

Pentium Addressing Modes

Recall from Figure 8.21 that the Pentium address translation mechanism produces an address, called a virtual or effective address, that is an offset into a segment. The sum of the starting address of the segment and the effective address produces a linear address. If paging is being used, this linear address must pass produces a linear address. If paging is being used, this linear address segment and lows, we ignore this last step because it is transparent to the instructions of the programmer.

The Pentium is equipped with a variety of addressing modes intended to allow the efficient execution of high-level languages. Figure 11.2 indicates the logic involved. The segment register determines the segment that is the subject of the reference. There are six segment registers, the one being used for a particular reference depends on the



21 June 2024 1

Table 1

Regi

Rel

R

contex

ter is a rights In add base r

opera

poin

loca

Figure 11.2 Pentium Addressing Mode Calculation