SECTION 2.1 System Design by the cost of manufacture and to maximize performance as measured by the of operation. There are some other performance- and cost-related constraints in its such as high reliability, low power consumption, and compatibility with the ing systems. These multiple objectives interact in poorly understood ways to depend on the complexity and novelty of the design.

Despite careful attention to detail and the assistance of CAD tools, the initial versions of a new system often fail to meet some design objective, sometimes subtle and hard-to-detect ways. This failure can be attributed to incomplete specifications for the design (some mode of behavior was overlooked), errors made human designers or their CAD tools (which are also ultimately due to human designers or their can be tween structure, performance, and cost. For example, increasing a system's speed to a desired level can make the cost unacceptably high.

The complexity of computer systems is such that the design problem must be broken down into smaller, easier tasks involving various classes of components. These smaller problems can then be solved independently by different designers or design teams. Each major design step is often implemented via the multistep or iterative process depicted by a flowchart in Figure 2.6. An initial design is created perhaps in ad hoc fashion, by adapting an existing design of a similar system. The result is then evaluated to see if it meets the relevant design objectives. If not, the design is revised and the result reevaluated. Many iterations through the redesign and evaluation steps of Figure 2.6 may be necessary to obtain a satisfactory design.

Computer-aided design. The emergence of powerful and inexpensive desktop computers with good graphics interfaces provides designers with a range of programs to support their design tasks. CAD tools are used to automate, at least in




Figure 2.6 Flowchart of an iterative design process.

part, th

· CAL

• Simi designous

• Synt

Some easy t resour ods ar act me

out at comp eratur

• The

• The

As F

to a to the letthe h majo pone mon

Leve

Regi

Proc

Figu The the speed nts to satwith existways that

he initial etimes in e specifimade by o human cost. For est unac-

must be ponents. gners or istep or created, m. The not, the edesign design.

lesktop of proeast in

part, the more tedious design and evaluation steps and contribute in three important

• CAD editors or translators convert design data into forms such as HDL descriptions or schematic diagrams, which humans, computers, or both can efficiently

• Simulators create computer models of a new design, which can mimic the design's behavior and help designers determine how well the design meets vari-

• Synthesizers automate the design process itself by deriving structures that imple-

Editing is the easiest of these three tasks, and synthesis the most difficult. Some synthesis methods incorporate exact or optimal algorithms which, even if easy to program into CAD tools, often demand excessive amounts of computing resources. Many synthesis approaches are therefore based on trial-and-error methods and experience with earlier designs. These computationally efficient but inexact methods are called heuristics and form the basis of most practical CAD tools.

Design levels. The design of a complex system such as a computer is carried out at several levels of abstraction. Three such levels are generally recognized in computer design, although they are referred to by various different names in the lit-

• The processor level, also called the architecture, behavior, or system level.

• The register level, also called the register-transfer level (RTL).

• The gate level, also called the *logic* level.

As Figure 2.7 indicates we are naming each level for a key component treated as primitive or indivisible at that level of abstraction. The processor level corresponds to a user's or manager's view of a computer. The register level is approximately the level of detail seen by a programmer. The gate level is primarily the concern of the hardware designer. These three design levels also correspond roughly to the major subdivisions of integrated-circuit technology into VLSI, MSI, and SSI components. The boundaries between the levels are far from clear-cut, and it is common to encounter descriptions that mix components from more than one level.

Level	Components	IC density	Information units	Time units
Gate	Logic gates, flip-flops.	SSI	Bits	10 ⁻¹² to 10 ⁻⁹ s
Register	Registers, counters, combinational circuits, small sequential circuits.	MSI	Words	10 ⁻⁹ to 10 ⁻⁶ s
Processor	CPUs, memories, IO devices.	VLSI	Blocks of words	10^{-3} to 10^3 s


Figure 2.7


71

CHAPTER 2 Design Methodology

The major computer design levels.

n level are listed in Figure 1 include Figure 1 gate level include All EXCLUSIVE-OR GO composed of five SE EXCLUSIVE-OR IN her-level view of the o abstracted away Simple per-level view of the to 2 CHAPTER 2 adder to be a register. Design 5b as being at the report Methodology A B XOR is sometimes tree 3 en the design levels. Th 5 city as one goes from the bits (Os and Is) are po (a) multibit words or ter ords represent number information are blocks ortant difference lies in (b) vels can differ by sev. Figure 2.8 I the time required to Two descriptions of a hierarchical system: (a) low level; (b) high level. erves as the time unit say, 10 ns, is a com-1. Specify the processor-level structure of the system. t the processor level 2. Specify the register-level structure of each component type identified in step 1. videly. 3. Specify the gate-level structure of each component type identified in step 2. This design approach is termed top down; it is extensively used in both hardware as high or low; the and software design. If the foregoing system is to be designed using medium-scale k we are primarily ICs or standard cells, then the third step, gate-level design, is no longer needed. ocessor and regis-As might be expected, the design problems arising at each level are quite difarchitecture. The ferent. Only in the case of gate-level design is there a substantial theoretical basis fact, quite strong. (Boolean algebra). The register and processor levels are of most interest in comimponents taken puter design, but unfortunately, design at these levels is largely an art that depends Figure 2.8. Foron the designers' skill and experience. In the following sections we examine design nents in L, and at the register and processor levels in detail, beginning with the better-understood s called a hierregister level. We assume that the reader is familiar with binary numbers and with gate-level design concepts [Armstrong and Gray 1993; Hayes 1993; Hachtel and cks 1, 3, and 4 Somenzi 1996], which we review in the next section. scription. Figcircuit. defined hier-2.1.3 The Gate Level s been given al system at Gate-level (logic) design is concerned with processing binary variables whose posstems from sible values are restricted to the bits (binary digits) 0 and 1. The design components table interare logic gates, which are simple, memoryless processing elements, and flip-flops, ions in the which are bit-storage devices. higher to of succes-Combinational logic. A combinational function, also referred to as a logic or a ned using Boolean function, is a mapping from the set of 2^n input combinations of n binary ss might variables onto the output values 0 and 1. Such a function is denoted by $z(x_1, x_2,...,$





Data input lines

Multifunction

unit

Data output lines

22

Termination status S

Control

output lines

Figure 2.16

Generic block representation of a register-level component.

Function

select F

Enable E

Control input lines Word-based logical level design. Howe ory for several reason

 $X_1 + X_2 +$

· The operations pe cal rather than lo work.

· Many of the logi complex and do inputs, for example

· Although a system some important b number of bits. F (does S have prop for all signals mal on these signals.

Lacking an adequat heuristic and intuitiv We next introdu design at the register

