



Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058, India

(Autonomous College Affiliated to University of Mumbai)

End Semester Examination

May 2019

Max.Marks:60

Class: SE

Course Code: EL43

Duration: 3 hours

Semester: IV

Branch: Electronics

Name of the Course: Computer Organization and Architecture

Synoptic

| Q No | | Max. Marks |
|--------|---|------------|
| Q 1 a) | <p>Calculate number of external connections required for memory of size 1024 x 8 Bytes. Also draw memory interface diagram.</p> <p>Number of adress line 10</p> <p>Number of Data Line 8</p> <p>Power Supply 2</p> <p>Chip select 1</p> <p>Read/Write 1</p> <p>Inteface Diagram</p> | 4 |
| Q 1 b) | <p>Block diagram of DMA controller</p> <p>Description of Each module in short</p> <p>or</p> <p>Block diagram of I/O Module</p> <p>Description of Each module in short</p> | 4 |
| Q 1 c) | <p>List</p> <p>Description of each point (3X1)</p> | 4 |
| Q 2 a) | Diagram of micro programmed controller | 6 |

| | | | |
|--------|--|--------------------|-------------|
| | Description of each module with in it | 2 Marks | |
| | Working | 2 Marks | |
| Q 2 b) | Calculation using formula | 2 Marks | |
| | Mapping Diagram | 2 Marks | |
| | Addressing format and look up | 2 Marks | 6 |
| | Tag=4 Bits | Cache line=10 Bits | Word=2 Bits |
| Q 3 a) | Algorithm flowchart | 1 Mark | |
| | Solving as per algorithm (5 Steps 1 mark each) | 5 Marks | |
| | or | | 6 |
| | Algorithm flowchart | 1 Mark | |
| | Solving as per algorithm (5 Steps 1 mark each) | 5 Marks | |
| Q 3 b) | Instruction formats explanation | 2 Marks | |
| | Example | 1 Mark | |
| | Basic instruction cycle explanation | 2 Marks | 6 |
| | Example | 1 Mark | |
| Q 4 a) | Register architecture diagram | 1 Mark | |
| | Description | 3 Marks | 4 |

| | | | |
|--------|---|------------------|---|
| Q 4 b) | $(67)_8 + (71)_8$ $(X)_8$ | 1 Mark 1 Mark | 2 |
| Q 4 c) | 3 type of Bus Arbitration Techniques (2 Marks for each comparison) It should have Diagram Working Advantages/Disadvantages or Any three types of bus (2 Marks Each) Diagram And (1 Mark) Explanation (1 Mark) | 6 Marks | 6 |

| Von Neuman and Harvard Architecture | | | | | | | | | | | | | | | | | | | |
|--|--|---|----------------------|------------------------------------|---|--|---|---|--|--|--------------------|--------------------|---------------------------------------|-------------------------------------|--|---|--|---|---|
| Q 5 a) | <table border="1"> <thead> <tr> <th>HARVARD ARCHITECTURE</th> <th>VON-NEUMANN/PRINCETON ARCHITECTURE</th> </tr> </thead> <tbody> <tr> <td>This architecture consists of separate program and code memory.</td> <td>It consists of common program and code memory.</td> </tr> <tr> <td>Execution of instructions are faster, because fetching of code and data are separate.</td> <td>Execution of instructions is relatively slow ,because not possible to fetch code and data simultaneously.</td> </tr> <tr> <td>Execution of instruction takes less instruction (machine) cycle.</td> <td>Execution of instruction takes more instruction (machine) cycle.</td> </tr> <tr> <td>Use RISC processor</td> <td>Use CISC processor</td> </tr> <tr> <td>This is greater amount of parallelism</td> <td>This is no need to have parallelism</td> </tr> <tr> <td>Chip design is complex because of separate memory.</td> <td>The largest advantages is that it simplifies the chip design because only one memory is accessed.</td> </tr> <tr> <td>Eg: General microcontrollers (PIC), Special DSPs</td> <td>E.g. Motorola -68HC11 microcontroller 8095 8096 M6800</td> </tr> </tbody> </table> | | HARVARD ARCHITECTURE | VON-NEUMANN/PRINCETON ARCHITECTURE | This architecture consists of separate program and code memory. | It consists of common program and code memory. | Execution of instructions are faster, because fetching of code and data are separate. | Execution of instructions is relatively slow ,because not possible to fetch code and data simultaneously. | Execution of instruction takes less instruction (machine) cycle. | Execution of instruction takes more instruction (machine) cycle. | Use RISC processor | Use CISC processor | This is greater amount of parallelism | This is no need to have parallelism | Chip design is complex because of separate memory. | The largest advantages is that it simplifies the chip design because only one memory is accessed. | Eg: General microcontrollers (PIC), Special DSPs | E.g. Motorola -68HC11 microcontroller 8095 8096 M6800 | 6 |
| | HARVARD ARCHITECTURE | VON-NEUMANN/PRINCETON ARCHITECTURE | | | | | | | | | | | | | | | | | |
| | This architecture consists of separate program and code memory. | It consists of common program and code memory. | | | | | | | | | | | | | | | | | |
| | Execution of instructions are faster, because fetching of code and data are separate. | Execution of instructions is relatively slow ,because not possible to fetch code and data simultaneously. | | | | | | | | | | | | | | | | | |
| | Execution of instruction takes less instruction (machine) cycle. | Execution of instruction takes more instruction (machine) cycle. | | | | | | | | | | | | | | | | | |
| | Use RISC processor | Use CISC processor | | | | | | | | | | | | | | | | | |
| | This is greater amount of parallelism | This is no need to have parallelism | | | | | | | | | | | | | | | | | |
| | Chip design is complex because of separate memory. | The largest advantages is that it simplifies the chip design because only one memory is accessed. | | | | | | | | | | | | | | | | | |
| Eg: General microcontrollers (PIC), Special DSPs | E.g. Motorola -68HC11 microcontroller 8095 8096 M6800 | | | | | | | | | | | | | | | | | | |
| One mark for each point (6 Points x 1 Mark) | | | | | | | | | | | | | | | | | | | |
| There can be more points apart from these | | | | | | | | | | | | | | | | | | | |
| 6 Marks | | | | | | | | | | | | | | | | | | | |
| Q 5 b) | Diagram of six stage pipe lining | 1 Mark | 6 | | | | | | | | | | | | | | | | |
| | Description of what each stage | 2 Marks | | | | | | | | | | | | | | | | | |
| | Example Explanation | 1 Mars | | | | | | | | | | | | | | | | | |
| | Timing Diagram and explanation | 2 Marks | | | | | | | | | | | | | | | | | |