

## Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058, India (Autonomous College Affiliated to University of Mumbai)

## Re Examination

July 2019

Max. Marks: 100

Class: SE

Course Code: IT42

Duration: 3 Hrs

Semester: IV Branch: IT

Name of the Course: Computer Organization and Architecture


Instructions:

(1) All questions are compulsory

(2) Assume suitable data if necessary

(3) Draw neat diagram wherever required.

Q No.		Max. Marks	CO
Q.1 A	With neat diagram, describe the general structure of IAS computer.  Diagram [4 Marks]  Arithmetic-logic unit (ALU)  Arithmetic-logic circuits  Arithmetic-logic circuits  Arithmetic-logic circuits  Arithmetic-logic circuits  Arithmetic-logic circuits  Input-output equipment  Instructions  and data  Main  memory  M  Control circuits  Frogram control unit (ALU)	10	COI
	Description of ALU [2 Marks]  Description of Control Unit[2 Marks]  Description of I/O[1 Marks]  Description of Main Memory[1 Marks]		



Q.2 B.	How IEEE 754 Floating point represents number in Single and Dou-	10	CO
	ble Precision? Give one example of each.	10	100
	Single Precision Format[2 Marks]		
	Example[3 marks]		
	Double Precision Format[2 Marks]		
	Example[3 marks]		
Q.3 A.	Explain different stages of Instruction cycle.Draw the Instruction	10	00
	cycle state diagram.	10	CO
	Instruction cycle state diagram [4 Marks]		
	and the state of t		
	Indirection Indirection		
	Bid Operated Stare		
	1 1 1		
	Multiple operands sessits		
	States (Secoling Secoling Seco		
	Instruction complete, Return for string interrupt feteth next instruction or vector data		
	Different stages of Instruction cycle[6 marks]		
	1. Fetch		
	2. Execute		
	3. Indirect		
	4. Interrupt		
Q.3 B.	Explain any two methods for systematic design of hardwired control	10	CO3
	logic		
	Sequence counter method		
	Delay element method		
	State table method		
	Any two[ 5 Marks each]		
	OR		
	Compare RISC and CISC Processor. What are the applications of		
	RISC		
	Comparison [6 Marks]		
	Applications [4 Marks]		

of frames in the memory is 3. Find out the number of page faults respective to Optimal Page Replacement Algorithm and LRU Page Replacement Algorithm.										age		
Request	7	7	6	1	7	6	1	2	7	2		
Frame 3			6	6	6	6	6	2	2	2		
Frame 2		7	7	7	7	7	7	7	7	7	1	
Frame 1	4	4	4	1	1	1	1	1	1	1	1	
Miss/Hit	Miss	Miss	Miss	Miss	Hit	Hit	Hit	Miss	Hit	Hit	1	
Replac	ement Algorithm = 5 [1 Marks]								timal	P	age	
The second secon			Alg	orithm			in 5		timal [1			
Request			Alg	orithm					timal [1			
The second secon			Alg	orithm 1 6					timal [1 7 7	Mai		
Request			6	1	n 7		1		timal [1 7 7 2	Mai		
Request Frame 3			6	1	n 7		1		timal [1 7 7 2 1	Mai		

Q.4 B.	Consider a computer with a 4-ways set-associative mapped cache	10	CO4
Q.4 D.	of the following characteristics: a total of 1 MB of main memory,	10	001
	a word size of 1 byte, a block size of 128 words and a cache size of		
	8 KB. Compute the number of bits in the TAG, SET and WORD		1 1000
	fields respectively.		
	According to the question it is given that No. of bytes in a word=		
	1byte No. of words per block of memory= 128 words Total size of		
	the cache memory= 8 KB So the Cache size/(no. words per block*		
	<b>size</b> of 1 word) = $8KB/(128*1) = 64[2 Marks]$		
	Since, it is given that the computer has a 4 way set associative		
	memory. Therefore, Total number of sets in the cache memory given		
	= number of cache blocks given $/4 = 64/4 = 16$ So, the number of		
	SET bits required = 4 as 16= power(2, 4).[2 Marks]		Pall
	Thus, with 4 bits we will be able to get 16 possible output bits As		
	per the question only physical memory information is given we can		
	assume that cache memory is physically tagged. So, the memory		
	can be divided into 16 regions or blocks. Size of the region a single		
	set can address = $1MB/16 = power(2, 16)$ Bytes = $power(2, 16)$		
	/ 128 = power(2, 9) cache blocks Thus, to uniquely identify these		
	power(2, 9) blocks we will need 9 bits to tag these blocks. Thus,		
	TAG= 9 Cache block is 128 words so for indicating any particular		
	block we will need 7 bits as 128=power(2,7). Thus, WORD = 7.		
	Hence the answer will be $(TAG, SET, WORD) = (9,4,7)$ . [6 marks]		
	OR		
	Consider six memory partitions of size 200 KB, 400 KB, 600 KB,		
	500 KB, 300 KB and 250 KB. These partitions need to be allocated		
	to four processes of sizes 357 KB, 210 KB, 468 KB and 491 KB in		
	that order. Perform the allocation of processes using Worst Fit		
	Algorithm and Best Fit Algorithm.		
	Worst Fit [5 Marks]		
	Pi P2		
	200 KB 400 KB 600 KB 500 KB 300 KB 250 KB		
	Main Memory	16	
	Best Fit [5 Marks]		
	P1 P4 P3 P3 P2 P2		
	<del>                                      </del>		
	200 KB 400 KB 600 KB 500 KB 300 KB 250 KB		
	Main Memory		
Q.5 A.	What are the different types of Bus allocation Policies	10	CO6
Q.5 A.	What are the different types of Bus allocation Policies	10	CO6
Q.5 A.	What are the different types of Bus allocation Policies Fixed priority [2.5 Marks]	10	CO
Q.5 A.	What are the different types of Bus allocation Policies Fixed priority [2.5 Marks] Rotating priority [2.5 Marks]	10	CO
).5 A.	What are the different types of Bus allocation Policies Fixed priority [2.5 Marks]	10	CO

Q.5 B.	Explain Data hazards with example. What are the types of data 10 CO5									
	hazards? With example. What are the types of data	10	CO5	7						
	Data hazards with example[4 Marks]									
	Read after write (RAW), or true dependency [2 Monlas]									
	Write after read (WAR), or antidependency [2 Morled]									
	Write after write (WAW), or output dependency[2 Marks]									
	OR									
	Explain Flynn's Classification in detail.									
	Single instruction, single data stream - SISD [2.5 Morled]									
	onigle instruction, multiple data stream - SIMD [25 Montal									
	Manual Instruction, single data stream - MISD [25 Monles]									
	Multiple instruction, multiple data stream- MIMD [2.5 Marks]									

territoria de la companya della companya della companya della companya de la companya de la companya della comp