

Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058, India (Autonomous College Affiliated to University of Mumbai)

End Semester Examination

May 2019

Max.Marks:60

Class: SE

Course Code: EL43

Duration: 3 hours

Semester: IV

Branch: Electronics

Name of the Course: Computer Organization and Architecture

Synoptic

| Q No | | | Max. Mark | |
|--------|--|--------------------------|--------------|--|
| Q 1 a) | Calculate number of external connections required for men Bytes. Also draw memory interface diagram. | nory of size 1024 x 8 | | |
| | Number of adress line 10 | | | |
| | Number of Data Line 8 | | | |
| | Power Supply 2 | 2 Marks | 4 | |
| | Chip select 1 | Carloco va cinata () | | |
| | Read/Write 1 | SWILL LINE AND SELECTION | | |
| | | | | |
| | Inteface Diagram | 2 Marks | | |
| Q 1 b) | Block diagram of DMA controller | 1 Mark | | |
| | Description of Each module in short | 3 Marks | | |
| | or | in to supply the work | 4 | |
| | Block diagram of I/O Module | 1 Mark | | |
| | Description of Each module in short | 3 Marks | | |
| Q 1 c) | List | 1 Mark | 4 | |
| | Description of each point (3X1) | 3 Marks | | |
| Q 2 a) | Diagram of micro programmed controller | 2 Marks | 6 | |

| | Description of each module with in it | | 2 Marks | | | |
|--------|--|--------------------|-------------|---------|---|--|
| | Working | | | 2 Marks | | |
| Q 2 b) | Calculation using formula | | | 2 Marks | | |
| | Mapping Diagram | | 2 Marks | 6 | | |
| | Addressing format and look up | | 2 Marks | | | |
| | Tag=4 Bits | Cache line=10 Bits | Word=2 Bits | | | |
| | Algorithm flowchart | | | 1 Mark | | |
| | Solving as per algorithm (5 Steps 1 mark each) | | 5 Marks | | | |
| Q 3 a) | | or | | | 6 | |
| | Algorithm flowchart | | 1 Mark | | | |
| | Solving as per algorithm (5 Steps 1 mark each) | | 5 Marks | | | |
| Q 3 b) | Instruction formats explanatio | n | | 2 Marks | | |
| | Example | | 1 Mark | | | |
| | Basic instruction cycle explana | ation | | 2 Marks | 6 | |
| | Example | | | 1 Mark | | |
| Q 4 a) | Register architecture diagram | | | 1 Mark | 4 | |
| | Description | | | 3 Marks | | |

| Q 4 b) | $(67)_8+(71)_8$ (X) _S | 1 Mark 1 Mark | 2 |
|--------|--|--|---|
| | 3 type of Bus Arbitration Techniques (2 Marks for each comparison) | 6 Marks | |
| | It should have | O TVICE NO | |
| | Diagram | | |
| Q4c) | Working | | |
| (40) | Advantages/Disadvantages | | 6 |
| | or | a Li Suber a constitut montalità della constituta della c | |
| | Any three types of bus (2 Marks Each) | | |
| | Diagram And (1 Mark) | | |
| | Explaination (1 Mark) | | |

| Q 5 a) | HARVARD ARCHITECTURE | VON-NEUMANN/PRINCETON ARCHITECTURE | | |
|--------|---|--|---------|---|
| | This architecture consists of separate program and code memory. | It consists of common program and code memory. | | |
| | Execution of instructions are faster, because fetching of code and data are separate. | Execution of instructions is relatively slow , because not possible to fetch code and data simultaneously. | | |
| | Execution of instruction takes less instruction (machine) cycle. | Execution of instruction takes more instruction (machine) cycle. | | |
| | Use RISC processor | Use CISC processor | | 6 |
| | This is greater amount of parallelism | This is no need to have parallelism | | |
| | Chip design is complex because of separate memory. | The largest advantages is that it simplifies the chip design because only one memory is accessed. | | |
| | Eg: General microcontrollers (PIC), Specia | E.g. Motorola -68HC11 | | |
| | One mark for each point (6 Points x 1 Mark) | | | |
| | There can be more points apart from these | | 6 Marks | |
| Q 5 b) | Diagram of six stage pipe lining | | 1 Mark | |
| | Description of what each stage | | 2 Marks | |
| | Example Explanation | | 1 Mars | 6 |
| | | | | |