



Sardar Patel Institute of Technology
 Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058, India
 (Autonomous College Affiliated to University of Mumbai)

End Semester Examination

May 2019

Max.Marks: 60

Class: S.E.

Course Code: EL43

Name of the Course: Computer Organization and Architecture

Duration: 60 Min

Semester: IV

Branch: Electronics

SYNOPTIC

| Q 1.) | | Mark s | CO's | | | |
|-------------|--|--|--------------------------|--|---|-----|
| a) | Definitions 2 Marks (1 Mark for each) Calculation 1 Mark (No mark for formula) $t_A = Ht_1 + (1-H)t_2 = 0.85 * 100nS + 0.15 * 800nS = 85nS + 120nS = 200 nS$ | 3 | CO4 | | | |
| b) | Requirement of DMA 1 Mark Example 2 Marks | 3 | CO5 | | | |
| c) | Computer organization definition 1 Mark Computer architecture definition 1 Mark Computer classification parameters 1 Mark | 3 | CO1 | | | |
| d) | Definition 1 Mark Calculation 2 Marks $N=5$ $P=0.1$ $\left(\frac{1-P}{1} + \frac{P}{N}\right)^{-1}$ $Speedup = (0.9+0.1/5)^{-1} = 1.08$ | 3 | CO1 | | | |
| Q 2) | | | | | | |
| a) | Draw a neat diagram for interfacing 8 bit processor with 16 bit address line to memory of size 32K x 8 bits using two chips of 16 KB. Neat Diagram 3 Marks | 3 | CO4 | | | |
| b) | Explanation of Nano programming 2 Marks Example of Nano Programming 2 Marks | 4 | CO3 | | | |
| c) | Part A Diagram 2 Marks Calculation of number of bits 1 Mark Look up method with diagram 2 <table border="1" style="width: 100%;"><tr><td style="width: 33%;">27 Bits TAG</td><td style="width: 33%;">3 Bits for selecting set</td><td style="width: 33%;">2 Bits for word as Cache line is 64 bit</td></tr></table> <p style="text-align: center;">Or</p> Part B Explain need of Cache replacement 1 Mark List of Replacement methods 1 Marks Example 3 Marks | 27 Bits TAG | 3 Bits for selecting set | 2 Bits for word as Cache line is 64 bit | 5 | CO4 |
| 27 Bits TAG | 3 Bits for selecting set | 2 Bits for word as Cache line is 64 bit | | | | |

| Q 3 | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|------|------|---------------------------------|--|--|---------------------------|-------------------------|-------------------------|---|---|-------------------------------------|--|--|-----------------------------------|--|--------------------------------|------------------------------|---|---------------------------|--------------------------|---|-----|
| a) | <p>Part A</p> <p>Algorithm 1 Mark</p> <p>Initialization 1 Mark</p> <p>(0.5 mark for each correct step) X 6 = 3 Marks</p> <p>Correct Answer 1 Mark</p> <p>or</p> <p>Part B</p> <p>Algorithm 1 Mark</p> <p>Initialization 1 Mark</p> <p>(0.5 mark for each correct step) X 6 = 3 Marks</p> <p>Correct Answer 1 Mark</p> | 6 | CO2 | | | | | | | | | | | | | | | | | | | | |
| b) | <p>Diagram 2 Marks</p> <p>Explanation 4 Marks</p> | 6 | CO1 | | | | | | | | | | | | | | | | | | | | |
| Q 4) | | | | | | | | | | | | | | | | | | | | | | | |
| a) | <p>One mark for one point X 6 6 Marks</p> <table border="1"> <thead> <tr> <th>CISC</th><th>RISC</th></tr> </thead> <tbody> <tr> <td>The original microprocessor ISA</td><td>Redesigned ISA that emerged in the early 1980s</td></tr> <tr> <td>Instructions can take several clock cycles</td><td>Single-cycle Instructions</td></tr> <tr> <td>Hardware-centric design</td><td>Software-centric design</td></tr> <tr> <td>– the ISA does as much as possible using hardware circuitry</td><td>– High-level compilers take on most of the burden of coding many software steps from the programmer</td></tr> <tr> <td>More efficient use of RAM than RISC</td><td>Heavy use of RAM (can cause bottlenecks if RAM is limited)</td></tr> <tr> <td>Complex and variable length Instructions</td><td>Simple, standardized Instructions</td></tr> <tr> <td>May support microcode (micro-programming where Instructions are treated like small programs)</td><td>Only one layer of Instructions</td></tr> <tr> <td>Large number of Instructions</td><td>Small number of fixed-length Instructions</td></tr> <tr> <td>Compound addressing modes</td><td>Limited addressing modes</td></tr> </tbody> </table> | CISC | RISC | The original microprocessor ISA | Redesigned ISA that emerged in the early 1980s | Instructions can take several clock cycles | Single-cycle Instructions | Hardware-centric design | Software-centric design | – the ISA does as much as possible using hardware circuitry | – High-level compilers take on most of the burden of coding many software steps from the programmer | More efficient use of RAM than RISC | Heavy use of RAM (can cause bottlenecks if RAM is limited) | Complex and variable length Instructions | Simple, standardized Instructions | May support microcode (micro-programming where Instructions are treated like small programs) | Only one layer of Instructions | Large number of Instructions | Small number of fixed-length Instructions | Compound addressing modes | Limited addressing modes | 6 | CO3 |
| CISC | RISC | | | | | | | | | | | | | | | | | | | | | | |
| The original microprocessor ISA | Redesigned ISA that emerged in the early 1980s | | | | | | | | | | | | | | | | | | | | | | |
| Instructions can take several clock cycles | Single-cycle Instructions | | | | | | | | | | | | | | | | | | | | | | |
| Hardware-centric design | Software-centric design | | | | | | | | | | | | | | | | | | | | | | |
| – the ISA does as much as possible using hardware circuitry | – High-level compilers take on most of the burden of coding many software steps from the programmer | | | | | | | | | | | | | | | | | | | | | | |
| More efficient use of RAM than RISC | Heavy use of RAM (can cause bottlenecks if RAM is limited) | | | | | | | | | | | | | | | | | | | | | | |
| Complex and variable length Instructions | Simple, standardized Instructions | | | | | | | | | | | | | | | | | | | | | | |
| May support microcode (micro-programming where Instructions are treated like small programs) | Only one layer of Instructions | | | | | | | | | | | | | | | | | | | | | | |
| Large number of Instructions | Small number of fixed-length Instructions | | | | | | | | | | | | | | | | | | | | | | |
| Compound addressing modes | Limited addressing modes | | | | | | | | | | | | | | | | | | | | | | |
| b) | <p>Explain BUS arbitration in detail.</p> <p>What is bus arbitration 1 Mark</p> <p>Need of bus arbitration 1 Mark</p> <p>Methods of bus arbitration 4 Mark (Any two methods)</p> | 6 | CO5 | | | | | | | | | | | | | | | | | | | | |
| Q 5) | | | | | | | | | | | | | | | | | | | | | | | |
| a) | Express (25.4224) in IEEE 754 floating point number representation. 2 mark for representation | 2 | CO2 | | | | | | | | | | | | | | | | | | | | |
| b) | Example with diagram 4 Marks (2 Marks each) | 4 | CO3 | | | | | | | | | | | | | | | | | | | | |
| c) | <p>Write a short note of Flynn's classification.</p> <p>Bases for classification 1 Mark</p> <p>List Classification 1 Mark</p> <p>Each type with example 4 Marks</p> <p>or</p> <p>Explain Hazards in pipe-lining.</p> <p>Explain with example what is pipe lining 2 Marks</p> <p>Hazard with diagram and details 4 Marks</p> | 6 | CO6 | | | | | | | | | | | | | | | | | | | | |