

Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058, India (Autonomous College Affiliated to University of Mumbai)

End Semester Examination

May 2019 SYNOPTIC

Max. Marks: 60

Class: SE

Course Code: CE44/IT42

Duration: 3 Hrs

Semester: IV Branch: Computer/IT

Name of the Course: Computer Organization and Architecture

Instructions:

(1) All questions are compulsory

(2) Assume suitable data if necessary

(3) Draw neat diagram wherever required.

| Q No. | | Max. Marks | CO |
|--------|---|---------------|-----|
| Q.1 A | What are the four main functions of a computer? Explain with the help of a diagram. | 5 | CO1 |
| | Synoptic:- • Data processing | | |
| | • Data storage | | |
| | • Data movement | | |
| | • Control | | |
| | 4 marks for the explanation of each functions. 1 mark for proper diagram. | | |
| Q.1 B. | What are the approaches to achieve the Performance/speed of the | 5 | CO1 |
| | processor? What are the issues when the clock speed and logic density increases? | FE. | 001 |
| | Approaches to achieve the Performance/speed of the processor[3 Marks] | | |
| | 1. Increase hardware speed of processor | | |
| | 2. Increase size and speed of caches | - 1 | |
| | 3.Change processor organization and architecture Parallelism | - 1 | |
| | Issues when the clock speed and logic density increases [2 Marks] 1. Power | | |
| | 2. RC delay | | |
| | 3. Memory latency | | |

| A. | To solv | ve the fo | llowing prol | blem us | Restoring Die | | 1. 5 | |
|--|--|--|----------------------------------|--|---|------------|---------|--|
| | To solve the following problem use Restoring Division algorithm. Divisor = 3 & Dividend = 17 | | | | | | | |
| | Synoptic: | | | | | | | |
| | M = 3 = 00011 [1 M] | | | | | | | |
| | Q = 1 | 17 = 100 | 01 | | [1] | MI | | |
| | For f | ollowing | correct tab | ole | [3] | | | |
| | Step | os | A | | | | | |
| | Initi | | 00000 | | Q | | | |
| | LS | | 00001 | | 10001 | | 1 | |
| - | A-M | 1 | 11110 | | 0001_ | | N S I F | |
| | A+N | | 00001 | | 00010 | | | |
| | LS | | | | 00010 | | | |
| | A-M | 7.66 | 00010 | | 0010_ | | | |
| | A+M | | 11111 | | 00100 | | | |
| | | | 00010 | | 00100 | | | |
| | LS | | 00100 | | 0100 | | | |
| | A-M | | 00001 | | 01001 | | | |
| | LS | | 00010 | | 1001 | | | |
| | A-M | | 11111 | | 10010 | | | |
| | A+M | | 00010 | | 10010 | | | |
| | LA, | | 00101 | | | 100000 | | |
| | A-M | | 00010 | | 0010_ | | - + | |
| | | | ta to the | | 00101 | | | |
| 1 | | | Remainder: | = 2 | | | | |
| | | | Remainder : | 0.0 | Quotient = 5 | | | |
| Div | $ \text{visor} = 4 \\ \text{noptic:} $ | e follow | ring problen | OR n use N | | sion algo- | | |
| Div Syr M = | visor = 4 | e follow & Divid | ring problen | 0.0 | Quotient = 5 on-Restoring Divis | sion algo- | | |
| Sy: M = | visor = 4 $noptic:$ $visor = 4$ $visor = 4$ | e follow & Divid 1100 | ring problen dend = 18 | OR n use N | Quotient = 5 on-Restoring Divis | sion algo- | | |
| Sy: M = | visor = 4 noptic: = $4 = 00$ Q = 1001 For follow | & Divid | ring problen dend = 18 | OR n use N | Quotient = 5 on-Restoring Divis | sion algo- | | |
| Syn M : | visor = 4 noptic: = 4 = 00 Q = 1001 | & Divid | ring problem dend = 18 | OR n use N [1 M] | Quotient = 5 on-Restoring Divis [1 M] [3 M] | sion algo- | | |
| Syr M : | visor = 4 noptic: = $4 = 00$ Q = 1001 For follow | & Divid | ring problen dend = 18 | OR n use N [1 M] | Quotient = 5 on-Restoring Divis [1 M] [3 M] | sion algo- | | |
| Syr M : | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps | & Divid | ring problem dend = 18 | OR n use N [1 M] | Quotient = 5 on-Restoring Divis [1 M] [3 M] | sion algo- | | |
| Syr M = | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps Initial LS | & Divid 100 100 A 0000 1110 | ring problem dend = 18 ct table | OR n use N [1 M] | Quotient = 5 on-Restoring Divis [1 M] [3 M] | sion algo- | | |
| Syn M : | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps Initial LS A-M | & Divid 0100 0 ing corre 0000 1110 1101 | ring problem dend = 18 ct table | OR n use N [1 M] Q 100 0010 0010 | Quotient = 5 on-Restoring Divis [1 M] [3 M] | sion algo- | | |
| Syn M : | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps Initial LS A-M LS | & Divide 1000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ring problem dend = 18 ct table | OR n use N [1 M] Q 100 0010 0100 0100 | Quotient = 5 on-Restoring Divis [1 M] [3 M] | sion algo- | | |
| Syn M = | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps Initial LS A-M LS A+M | & Divide 1000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ring problem dend = 18 ct table | OR n use N [1 M] Q 100 0010 0100 0100 1000 | Quotient = 5 on-Restoring Divis [1 M] [3 M] | sion algo- | | |
| Syn M = | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps Initial LS A-M LS A+M S A+M S A+M | & Divident & Div | ring problem dend = 18 ct table | OR n use N [1 M] Q 100 0010 0100 1000 1000 | Quotient = 5 on-Restoring Divis [1 M] [3 M] 10 0 0 1 | sion algo- | | |
| Syn M = | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps Initial LS A-M LS A+M S A+M S A+M | & Divide 1000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ring problem dend = 18 ct table | OR use No | Quotient = 5 on-Restoring Divis [1 M] [3 M] 10 00 1 | sion algo- | | |
| Syn M = II I I I A L L A L L | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps Initial LS A-M LS A+M S A+M S A+M S A-M | & Divide 1000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ring problem dend = 18 ct table | OR n use N [1 M] Q 1000 0010 0100 1000 1000 0001 00010 | Quotient = 5 on-Restoring Divis [1 M] [3 M] 10 0 1 | sion algo- | | |
| Syn M = III II | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps Initial LS A-M LS A+M S A+M S A+M S A-M | A 0000 1110 1110 00000 11101 11010 11010 | ring problem dend = 18 ct table | OR n use N [1 M] Q 100 0010 0100 1000 1000 0001 00010 | Quotient = 5 on-Restoring Divis [1 M] [3 M] 10 0 1 | sion algo- | | |
| Syn M = II I I A A L A A L A A L A A L A A A L A | visor = 4 noptic: = 4 = 00 Q = 1001 For follow Steps Initial LS A-M LS A+M S A+M S A+M S A+M S A+M S | & Divide 1000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ring problem dend = 18 ct table | OR n use N [1 M] Q 1000 0010 0100 1000 1000 0001 00010 | Quotient = 5 on-Restoring Divis [1 M] [3 M] 10 0 1 | sion algo- | | |

Quotient = 4

Remainder = 2


| | | _ 5 | 00 |
|--------|--|--------|-----|
| | How IEEE 754 Floating point represents number in Single and Double Precision? Give one example of each. | - 5 | CC |
| | Single Frecision Format 1 Marks | 4 | |
| | Example[1.5 marks] | | |
| | Double Precision Format[1 Marks] | | |
| Q.3 A. | Example[1.5 marks] | | |
| Q.3 A. | Compare Hardwired and Microprogrammed Control Unit design | 1 5 | CO |
| | Synoptic: | | 100 |
| | A F | Trees. | |
| Q.3 B. | | | |
| ф.0 D. | Draw the diagram for Branch Control Logic: Two Address Fields and explain Microinstruction Sequencing techniques. Synoptic: | | CO |
| | 1 Branch Control Logical: | | |
| | 1 Component D | | 1 |
| | 2. Component Description [3 M] | | |
| | OR | | |
| | | | |
| | What are the registers involved with microoperations? Mention the sequence of microoperations for different Instruction Cycle. | | |
| | Memory Address Register (MAR) Memory Buffer Register (MBR) Program Counter (PC) Instruction, Register (IR) | | |
| | Memory Address Register (MAR) Memory Buffer Register (MBR) Program Counter (PC) Instruction ₃ Register (IR) Sequence of microoperations for different Instruction Cycle.[1] | | |
|).3 C. | Memory Address Register (MAR) Memory Buffer Register (MBR) Program Counter (PC) Instruction, Register (IR) Sequence of microoperations for different Instruction Cycle.[1] Why there is need of RISC? What are its features and its large. | | |
| Q.3 C. | Memory Address Register (MAR) Memory Buffer Register (MBR) Program Counter (PC) Instruction, Register (IR) Sequence of microoperations for different Instruction Cycle.[1] Marks for each Instruction Cycle] Why there is need of RISC? What are its features and its benefits? Need of RISC [1 M] | 4 | CO3 |
| Q.3 C. | Memory Address Register (MAR) Memory Buffer Register (MBR) Program Counter (PC) Instruction, Register (IR) Sequence of microoperations for different Instruction Cycle. [1 Marks for each Instruction Cycle] Why there is need of RISC? What are its features and its benefits? Need of RISC [1 M] Features [2 M] | 4 | CO3 |
|).3 C. | Memory Address Register (MAR) Memory Buffer Register (MBR) Program Counter (PC) Instruction, Register (IR) Sequence of microoperations for different Instruction Cycle.[1] Marks for each Instruction Cycle] Why there is need of RISC? What are its features and its benefits? Need of RISC [1 M] | 4 | CO3 |
| Q.3 C. | Memory Address Register (MAR) Memory Buffer Register (MBR) Program Counter (PC) Instruction, Register (IR) Sequence of microoperations for different Instruction Cycle.[1 Marks for each Instruction Cycle] Why there is need of RISC? What are its features and its benefits? Need of RISC [1 M] Features [2 M] benefits [1 M] | 4 | CO3 |
| 2.4 A. | Memory Address Register (MAR) Memory Buffer Register (MBR) Program Counter (PC) Instruction, Register (IR) Sequence of microoperations for different Instruction Cycle.[1] Marks for each Instruction Cycle] Why there is need of RISC? What are its features and its benefits? Need of RISC [1 M] Features [2 M] benefits [1 M] What are the differences between EPROM and EEPROM (P) | 4 | |
| 2.4 A. | Memory Address Register (MAR) Memory Buffer Register (MBR) Program Counter (PC) Instruction, Register (IR) Sequence of microoperations for different Instruction Cycle.[1] Marks for each Instruction Cycle] Why there is need of RISC? What are its features and its benefits? Need of RISC [1 M] Features [2 M] benefits [1 M] What are the differences between EPPOM and EEPPOM (Instruction Cycle) | | CO3 |

set size of 2. The cache can accommodate a total of 4096 words.

The main memory size that is cacheable is 64Kx32 bits.

A. How many bits are needed to represen the TAG, SET and WORD fields?

B.Design the cache structure and show(by drawing diagram) how the processor's addresses are interpreted. (No explanation is required.)



Synoptic:- 3 marks to find the number of bits needed to represent the TAG, SET and WORD fields. 2 marks for diagram showing the cache mapping organization.

OR

A computer has a 256 KB, 4-way set associative, write back data cache with block size of 32 bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.

A. How many bits are there in the tag field of an address.

B. What is the size of the cache tag directory? (Size of Cache directory is the number of lines in cache time the number of bits.) Synoptic:- Given- Cache memory size = 256 KB, Set size = 4 blocksBlock size = 32 bytes, Number of bits in physical address = 32 bits Number of Bits in Block Offset-

We have Block size = 32 bytes = 2⁵bytes

Thus, Number of bits in block offset = 5 bits

Number of lines in cache= Cache size / Line size

 $= 256 \text{ KB} / 32 \text{ bytes} = 2^{18} \text{ bytes} / 2^5 \text{ bytes} = 2^{13} \text{ lines}$

Number of sets in cache = Number of lines in cache / Set size

 $=2^{13}$ lines $/2^2$ lines

 $= 2^{11} \text{ sets}$

Thus, Number of bits in set number = 11 bits


Number of Bits in Tag-Number of bits in tag = Number of bits in physical address - (Number of bits in set number + Number of bits in block offset)

= 32 bits - (11 bits + 5 bits) = 32 bits - 16 bits = 16 bits

4 marks for finding correct number of bits in the tag field. formulae should be written correctly. There should be correct interpretation of given data, otherwise marks will be deducted accordingly.

Size of tag directory = Number of lines in cache x Size of tag = 2^{13} x (16 bits + 2 valid bits + 1 modified bit + 1 replacement bit) = $2^{13} \times 20 \text{ bits} = 163840 \text{ bits}$

2 marks for finding correct number of bits



| Q.5 B. | Explain the any one implementation strategy for Centralized Arbitration scheme | 5 | CO ₅ |
|--------|--|-------|-----------------|
| | Synoptic: | | |
| | Any of the scheme Dasy Chaining / Independent Request | | |
| | 1. Diagram [2 M] | HI-IF | |
| | 2. Description [3 M] | | |
| | OR | | |
| | Explain I/O-to-Memory transfer through processor. | | |
| | Synoptic: | | 1 1 - 1 |
| | 1. Programmed I/O [2.5 M] | | |
| | 2. Interrupt-driven I/O [2.5 M] | | - 1 |