

Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West). Mumbai-400058. India (Autonomous College Affiliated to University of Mumbai)

Mid Semester Examination

October 2022

Max. Marks: 20

Class: S.E.

Duration: 60 Min

Semester: III

 $Course\ Code:\ CS203/AI203/EC201/DS203$

Branch: All division

Name of the Course: Computer Architecture and Organisation Date: 18/10/2022

Instruction:

(1) All questions are compulsory

(2) Draw neat diagrams

(3) Assume suitable data if necessary

cuting the same rate and a CPI of a CPI of 1.0. P3 of 2.2. a. Which proc	different processors P1, P2, and P3 exemstruction set. P1 has a 3 GHz clock of 1.5. P2 has a 2.5 GHz clock rate and has a 4.0 GHz clock rate and has a CPI essor has the highest performance ex-	Max. Marks	1-3-1.4.1
cuting the same rate and a CPI of 1.0. P3 of 2.2. a. Which proc	instruction set. P1 has a 3 GHz clock of 1.5. P2 has a 2.5 GHz clock rate and has a 4.0 GHz clock rate and has a CPI		1-3-1.4.1
cuting the same rate and a CPI of 1.0. P3 of 2.2. a. Which proc	instruction set. P1 has a 3 GHz clock of 1.5. P2 has a 2.5 GHz clock rate and has a 4.0 GHz clock rate and has a CPI	05	1-3-1.4.1
rate and a CPI of a CPI of 1.0. P3 of 2.2. a. Which proc	of 1.5. P2 has a 2.5 GHz clock rate and has a 4.0 GHz clock rate and has a CPI		
a CPI of 1.0. P3 of 2.2. a. Which proc	has a 4.0 GHz clock rate and has a CPI		
of 2.2.			
a. Which proc	essor has the highest performance ex-		1
pressed in instru			
process in mond	ctions per second?		
	ors each execute a program in 10 seconds,		
find the number	of cycles and the number of instructions.		
	to reduce the execution time by 30% but		
	increase of 20% in the CPI. What clock		
	ave to get this time reduction?	9.	
	See		
Q.2 Multiply (-13) *	(-6) using Booth's Algorithm	05	1-3-2.4.1
	owchart of Booth's Algorithm.		1 3 2.1.1
Q.3 Describe the state	es of instruction and draw its finite state	04	3-2-1.4.1
diagram (FSM) s	howing the possible flow of data-path in	cape of the	North and April 1981
any instruction.			
Q.4 Devise hypothetic	cal data path using single bus organiza-	06	3-2-1.4.1
tion (neat diagram	m essential) and answer the following:		
(a) Conceptual di	fference and necessity of Visible register		
PC and Hidden re			
1	ction ADD R2,LOCA (Direct address-		
, ,	control step sequence with proper time		
steps.			