

### End Semester Examination

July 2019  
SYNOPTIC

Max. Marks: 60

Class: SE

Course Code: CE44/IT42

Name of the Course: Computer Organization and Architecture

Duration: 3 Hrs

Semester: IV

Branch: Computer/IT

**Instructions:**

- (1) All questions are compulsory
- (2) Assume suitable data if necessary
- (3) Draw neat diagram wherever required.

| Q No. |   | Max. Marks | CO  |
|-------|---|------------|-----|
| Q.1 A | <p>What are the different requirements of Embedded Systems? Explain possible organization of Embedded system with diagram. Different requirements [2 Marks]</p> <ol style="list-style-type: none"> <li>1. Safety, reliability, real-time, flexibility, legislation</li> <li>2. Lifespan</li> <li>3. Environmental conditions</li> <li>4. Static v dynamic loads</li> <li>5. Slow to fast speeds</li> <li>6. Computation v I/O intensive</li> <li>6. Discrete event v continuous dynamics</li> </ol> <p>Diagram [2 marks]</p> <p>Explanation [2 marks]</p> | 5          | CO1 |



|        |  |   |     |
|--------|--|---|-----|
| Q.1 B. | <p>What is Multicore Architecture? Explain how it is useful to improve the performance computer system.</p> <p><b>Solution:</b></p> <ol style="list-style-type: none"> <li>1. Diagram = 2 Marks</li> <li>2. Performance improvement of computer system by three solutions like Pipelining, Superscalar and Simultaneous Multithreading = 3 Marks</li> </ol>  | 5 |     |
| Q.2 A. | <p>Draw the flowchart for Booth's Multiplication algorithm. Solve the following example using Booth's Multiplication algorithm -<br/>           Multiplicand = (13) and Multiplier = 5</p> <ol style="list-style-type: none"> <li>1. Flowchart = 1 Mark</li> <li>2. Correct Binary Representation of 13 = 0 1 1 0 1 and 5 = 0 0 1 0 1 = 1 Mark</li> <li>3. Application of Booths Algorithm and Correct Result = 65 = 0 0 1 0 0 0 0 0 1 = 2 Marks</li> </ol>  | 5 | CO2 |
| Q.2 B. | <p>Represent 28.125 in IEEE 754 Single Precision format and Double Precision format.</p> <p>Conversion[1 Marks]<br/>           Single Precision format[2 marks]<br/>           0 10000011 110000100...</p> <p>Double Precision format[2 marks]<br/>           0 10000000011 110000100..</p>  | 5 | CO2 |
| Q.3 A. | <p>Explain about various Processor Registers.</p> <p>Describe following 5 Processor Register = 1 Mark for each PC, MAR, MBR, IR, Accumulator</p>   | 5 | CO3 |
| Q.3 B. | <p>Draw the Instruction cycle state diagram. Explain different stages of Instruction cycle.</p> <p>Instruction cycle state diagram [2 Marks]</p> <pre> graph TD     IAC[Instruction address calculation] --&gt; IF[Instruction fetch]     IF --&gt; IOD[Instruction operation decoding]     IOD --&gt; OAC[Operand address calculation]     OAC --&gt; DO[Data Operation]     DO --&gt; OAC2[Operand address calculation]     OAC2 --&gt; IC[Interrupt check]     IC --&gt; INT[Interrupt]     IC -- "No interrupt" --&gt; IAC     OAC -- "Multiple operands" --&gt; IF     OAC2 -- "Multiple results" --&gt; OAC2     INT -- "Return for string or vector data" --&gt; IAC     </pre> <p>Different stages of Instruction cycle[4 marks]</p> <ol style="list-style-type: none"> <li>1. Fetch</li> <li>2. Execute</li> <li>3. Indirect</li> <li>4. Interrupt</li> </ol> <p style="text-align: center;">OR</p> <p>Compare Microprogrammed Control Unit and Hard-wired Control Unit. Mention Advantages and Disadvantages of each.</p> <p>Comparison[4 Marks]<br/>           Advantages and Disadvantages of each [2 Marks]</p> | 6 | CO3 |



|      |   |   |     |
|------|---|---|-----|
|      | Enlist any four features of CISC.<br>Enlist any 4 features 1 Mark for each.                             | 4 | CO3 |
| 4 A. | Explain the cell structure of SRAM. Diagram - 2 marks<br><br><div data-bbox="585 179 1463 1019"> </div> | 4 | CO4 |
|      | Explanation - 2 marks   |   |     |



|        |   |          |
|--------|---|----------|
| Q.4 B. | <p>Consider a machine with a byte addressable main memory of <math>2^{16}</math> bytes and block size of 8 bytes. Assume that a direct mapped cache consisting of 32 lines is used with this machine.</p> <p>a. How is a 16-bit memory address divided into tag, line number and byte number?</p> <p><b>Answer:</b><br/> <b>tag=8 bits; line=5 bits ; word=3 bits</b><br/> 0.5 marks for the correct format representation, 0.5 marks for each of the three correct answers</p> <p>b. Into what line would bytes with each of the following addresses be stored?</p> <p>0001 0001 0001 1011 -- &gt; slot =3 .... 0.5 marks<br/> 1100 0011 0011 0100 -- &gt; slot =6 .... 0.5 marks<br/> 1101 0000 0001 1101 -- &gt; slot =3 .... 0.5 marks<br/> 1010 1010 1010 1010 -- &gt; slot =21 .... 0.5 marks</p> <p>c. Suppose the byte with address 0001 1010 0001 1010 is stored in the cache. What are the addresses(range) of the other bytes stored along with it?</p> <p><b>Answer:</b> Bytes with the addresses 0001 1010 0001 1000 through 0001 1010 0001 1111 are stored in the cache. .... 1 mark</p> <p>d. How many total bytes of memory can be stored in the cache?<br/> .... 1 mark</p> <p style="text-align: center;"><b>OR</b></p> <p>Consider a memory system that uses a 32-bit address to address at the byte level, plus a cache that uses a 64-byte line size.</p> <p>a. Assume a direct mapped cache with a tag field in the address of 20 bits. Show the address format and determine the following parameters: number of addressable units of main memory, number of blocks in main memory, number of lines in cache, size of tag.</p> <p><b>Answer:-</b><br/> <b>Address format: Tag=20 bits, Line=6 bits Word=6 bits</b><br/> <b>Number of addressable units=<math>2^{s+w} = 2^{32}</math> bytes</b><br/> <b>Number of blocks in main memory=<math>2^s = 2^{26}</math></b><br/> <b>Number of lines in cache <math>2^r = 2^6 = 64</math> size of tag=20 bits</b><br/> 3 mrks if all the results are correct, otherwise 0.5 marks will be reduced for each incorrect answer.</p> <p>b. Assume a four-way set-associative cache with a tag field in the address of 9 bits. Show the address format and determine the following parameters: number of addressable units, number of blocks in main memory, number of lines in set, number of sets in cache, number of lines in cache, size of tag. <b>Answer:-</b><br/> <b>Address format : Tag=9 bits, Set=17 bits Word=6 bits</b><br/> <b>Number of addressable units=<math>2^{s+w} = 2^{32}</math> bytes</b><br/> <b>Number of blocks in main memory=<math>2^s = 2^{26}</math></b><br/> <b>Number of lines in set <math>k = 4</math> Number of sets in cache= <math>2^d = 2^{17}</math> ; number of lines in cache=<math>k * 2^d = 2^{19}</math></b><br/> <b>size of tag=9 bits</b><br/> 3 mrks if all the results are correct, otherwise 0.5 marks will be reduced for each incorrect answer.</p> | 6        |
| Q.4 C. | <p>Describe the write policies of Cache memory?</p> <p>Explanation of write back policy - 2 marks</p> <p>Explanation of write through policy - 2 marks</p>  | 4<br>CO4 |



|        |  |   |     |
|--------|--|---|-----|
|        | Based on Instruction and Data Stream how to categorize Parallel Processing?<br>Description of following Flynn's Classification with Diagram<br>1. SISD = 1.5 Marks<br>2. SIMD = 1.5 Marks<br>3. MISD = 1.5 Marks<br>4. MIMD = 1.5 Marks  | 6 | CO6 |
| Q.5 B. | Describe in brief any two pipeline processing hazards.<br>Description of any two hazards with their solution = 2.5 Marks for each<br><br><b>OR</b><br><br>Discuss Data Hazard in detail.<br>1. Data Hazard meaning = 2 Mark<br>2. Data Hazard Classification = 2 Marks<br>3. Data Hazard Solution = 1 Mark | 5 | CO5 |