

Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058, India (Autonomous College Affiliated to University of Mumbai)

End Semester Examination July 2022

Max. Marks: 60

Class: S.E. Course Code: ET201/EC201

Duration: 120 mins Semester: III (DSE)

Branch: ETRX & EXTC

Name of the Course: Computer Architecture and Organization

Instruction:

(1) Draw neat diagrams

(2) Assume suitable data if necessary

(3) Write proper question numbers in the answer sheet

Q No	QUEST	IONS		1	Max Mar	CO
1(a)	Consider the execution of a program that results in the execution of 2 million instructions on a 400-MHz processor. The program consists of four major types of instructions. The instruction mix and the CPI for each instruction type are given below based on the result of a program trace experiment: Find the (a) Average CPI and (b) MIPS rating					СО
	Instruction Type	CPI	Instruction Mix (%)			
	Arithmetic and logic	1	60			
	Load/store with cache hit	2	18			
	Branch	4	. 12		-	
	Memory reference with cache miss	8	10			
	Suppose that a task makes extensive use of fithe time is consumed by floating-point oper the floating-point module is speeded up by speedup and maximum speed possible.	loating- rations.	point operations, with 409 With a new hardware des r of K. Calculate the over	% of 4 sign, erall	(CO1
(a)	Perform Restoring division on (+15) / (-4). (properly)	(Show p	roper steps and final ans	wer 6	C	02
Į	OR Use the Booth algorithm to multiply +15 (multiple steps and final answer properly)	Itiplican	d) by -15 (multiplier). (Sh	now		

	Show how the following binary floating-point additions are performed (where significands are truncated to 4 decimal digits). Show the results in normalized a) $5.566 \times 10^2 + 7.777 \times 10^2$ b) $3.344 \times 10^1 + 8.877 \times 10^{-2}$	6	CO
3(a)	Enumerate the generation of control signals PCin and Zout using hardwired control signal generation method for the given below instructions (i) BZ label (ii) ADD R1, LOCA (iii) STORE LOCA, R1	10	CO3
3(b)	In the concept of n-stage pipeline, the performance improvement has been observed to be by the facto n. Prove this fact by deriving the relation of Speed Up Factor. Are there any factors which can affect or degrade the pipeline processor's performance?	6	CO5
	It is required to design Direct Mapped Cache Subsystem with the following specifications: a. Main Memory Size of 4GB b. Block Size of 8 Bytes c Cache Memory Size of 32 KB d. Line Size of 8 Bytes Answer the following: 1) Address Interpretation by Main Memory 2) Address Interpretation by Cache Memory 3) Design of Line Entry	8	CO3 CO4
	4) Conceptual Diagram of the System OR t is required to design Two-way associative Mapped Cache Architecture with the ollowing specifications:		
a. b. c	Main Memory Size of 4 GB Block Size of 8 Bytes Cache Memory Size of 32 KB Line Size of 8 Bytes		
1) 2) 3)	Address Interpretation by Main Memory Address Interpretation by Cache Memory Design of Line Entry Conceptual Diagram of the System		

4(b)	An application program has 2000 instructions accessed from cache memory and 300 instructions from the main memory. While accessing main memory, three wait states are necessary per instruction. Calculate (1) Hit Rate (2) Miss Rate (3) Average number of wait states that are experienced during the execution of the program	4	CO3 CO4
5(a)	Devise the mechanism to implement the concept of virtual memory through segmentation. Support your answer by taking a typical processor with address translation procedure.		CO3 CO4
5(b)	In Polling I/O and Interrupt I/O, there is one pitfall (drawback). Identify this with an example and suggest the solution and describe the solution in detail with neat diagram.	6	C06

A second second