Digital Design (CS F215)

30-09-2024

Lab 7: Finite State Machines

Lecturer: Harikrishnan N B Student:

READ THE FOLLOWING CAREFULLY:

Honour Code for Students: I shall be honest in my efforts and will make my parents proud. Write the oath and sign it on the assignment.

For the lab, you need a dedicated fresh notebook. Keep this notebook dedicated for solving the questions pertaining to lab.

There will be design questions in the lab, the students are supposed to theoretically show the correctness of their design function. Following that, the students are encouraged to use iverilog software to implement the same.

The lab evaluation consists of two parts.

- 1) Step 1 (Theory): The students are supposed to solve the design question in their dedicated lab notebook. They are supposed to get it checked and validated by TA's/instructors. (**Deadline for theory evaluation:** 10:15 AM)
- 2) Step 2 (Lab): Once Step 1 is completed, they can use iverilog to implement their design. Once you have completed the design, inform the TA's/ instructors and get it verified. (**Deadline for lab file submission in local quanta: 10:40 AM**)
- 3) Step 3: Upload your solution to quanta.bits-goa.ac.in (local quanta). Create a zip file CampusID_Lab6.zip which contains all the files.

Note: The clock period is 10 seconds (with 50 % duty cycle). Initialize the clock to 0 for all the testbenches.

All questions must be solved using the modeling mentioned in the question. Only solutions implemented using the mentioned modeling will be accepted for evaluation.

- 1. Theory(2 Marks): Draw the block diagram for 1-bit T flip-flop. Clearly label all inputs and outputs. Your diagram should include a posedge clock input (clk), an active-high asynchronous reset input (reset), a data input (t), and an output (q). Also, make the flip-flop characteristic table.
- 2. Lab(2 Marks): Complete the module tff_async_reset.v in Verilog using a behavioral model to implement a 1-bit T flip-flop. The module should take a posedge clock input (clk), an active-high asynchronous reset input (reset), and a data input (t), producing an output q. Test the output by running the testbench_tff_asynch_reset.v, which has already been implemented for you.

3. Theory(4 + 5 + 4 marks): Design a vending machine using a Mealy finite state machine (FSM) that dispenses two products: Pepsi and Coke, based on a 3-bit binary input. The machine operates as follows: if the input code is '011', it dispenses Coke, indicated by the output '01'; if the input is '111', it dispenses Pepsi, indicated by the output '10'. For any other 3-bit code or intermediate state, the machine displays an invalid selection, represented by the output '00'. Implement the FSM using T flip-flops to handle state transitions. Derive the state equations for the T flip-flops and the output. You must use binary encoding for the states. You are required to draw the minimized state diagram, the reduced state table, and write the equations for each T flip-flop input, along with the output equations for the FSM.

Note: The input consists of 3-bit codes in a continuous stream, which resets after every 3 bits. (Non - overlapping)

Sample Input: 000 011 111 100

Output: 00 00 00 00 00 01 00 00 10 00 00 00

The spaces are provided for clarity and are not part of the actual input or output.

4. Lab(13 marks): Complete the module vending_machine.v in Verilog using a behavioral model to implement the above circuit. The module takes posedge clk, active-high reset and input_code as the input and gives out[1:0] as the output. Complete the corresponding testbench (testbench_vending_machine.v). The inputs to the testbench are provided in testbench_input.txt. Verify the correctness of the module for the testcases provided in below Table 7.1. Testcases should be in the order given below.

Table 7.1: Testcases for Vending Machine

Time	Reset	Input
0	1	0
10	0	0
20	0	0
30	0	1
40	0	1
50	0	1
65	0	0
75	0	1
95	0	1
105	0	1
115	0	0