## **Dragon 4 | Bus-Control permutations**

	Ctrl_REG_A									
num	hex	binary				description	Control Line			
	0x0	0	0	0	0	NONE	NONE			
1	0x1	0	0	0	1	Assert   GPR_A   MAIN_BUS	CTRL_GPR_A_ASSERT			
2	0x2	0	0	1	0	Assert   GPR_B   MAIN_BUS	CTRL_GPR_B_ASSERT			
3	0x3	0	0	1	1	Assert   GPR_C   MAIN_BUS	CTRL_GPR_C_ASSERT			
4	0x4	0	1	0	0	Assert   GPR_D   MAIN_BUS	CTRL_GPR_D_ASSERT			
5	0x5	0	1	0	1	Assert   GPR_X   MAIN_BUS	CTRL_GPR_X_ASSERT			
6	0x6	0	1	1	0	Assert   PC   Xfer_BUS	CTRL_PC_ASSERT_XFER			
7	0x7	0	1	1	1	Assert   SP   Xfer_BUS	CTRL_SP_ASSERT_XFER			
8	0x8	1	0	0	0	Assert   CREG   Xfer_BUS	CTRL_CREG_ASSERT_XFER			
9	0x9	1	0	0	1	Assert   ALU   MAIN_BUS	CTRL_ALU_ASSERT			
10	0xa	1	0	1	0	Assert   RAM   MAIN_BUS	CTRL_RAM_ASSERT_MAIN			
11	0xb	1	0	1	1	Reserved	Reserved			
12	Охс	1	1	0	0	Assert   Xfer   Xfer_BUS	CTRL_XFER_ASSERT_XFER			
13	0xd	1	1	0	1	Assert   Xfer_R   MAIN_BUS	CTRL_XFER_R_ASSERT			
14	0xe	1	1	1	0	Assert   Xfer_L   MAIN_BUS	CTRL_XFER_L_ASSERT			
15	0xf	1	1	1	1	Assert   constant_REG   MAIN_BUS	CTRL_CONST_ASSERT			

	Ctrl_REG_L									
num	hex	ex binary				description	Control Line			
	0x0	0	0	0	0	NONE	NONE			
16	0x1	0	0	0	1	Load   GPR_A   MAIN_BUS	CTRL_GPR_A_LOAD			
17	0x2	0	0	1	0	Load   GPR_B   MAIN_BUS	CTRL_GPR_B_LOAD			
18	0x3	0	0	1	1	Load   GPR_C   MAIN_BUS	CTRL_GPR_C_LOAD			
19	0x4	0	1	0	0	Load   GPR_D   MAIN_BUS	CTRL_GPR_D_LOAD			
20	0x5	0	1	0	1	Load   GPR_X   MAIN_BUS	TRL_GPR_X_LOAD			
21	0x6	0	1	1	0	Load   PC   Xfer_BUS	TTRL_PC_LOAD_XFER			
22	0x7	0	1	1	1	Load   SP   Xfer_BUS	CTRL_SP_LOAD_XFER			
23	0x8	1	0	0	0	Load   CREG   Xfer_BUS	CTRL_CREG_LOAD_XFER			
24	0x9	1	0	0	1	Load   RAM   MAIN_BUS	CTRL_RAM_LOAD_MAIN			
25	0xa	1	0	1	0	Reserved	TTRL_DPLY_ENABLE			
26	0xb	1	0	1	1	Load   Instruction_REG   mem_BUS	CTRL_IR_LOAD			
27	Охс	1	1	0	0	!C	CTRL_XFER_LOAD_XFER			
28	0xd	1	1		_	Load   Xfer_R   MAIN_BUS	CTRL_XFER_R_LOAD			
29	0xe	1	1	1	0	Load   Xfer_L   MAIN_BUS	CTRL_XFER_L_LOAD			
30	0xf	1	1	1	1	Load   constant_REG   mem_BUS	TTRL_CONST_LOAD			

## **Dragon 4 | Bus-Control permutations**

Ctrl_CREG_A_addr									
num	hex	binary		ſy	description	Control Line			
	0x0	0	0	0	NONE	NONE			
31	0x1	0	0	1	Assert   PC   address_BUS	CTRL_PC_ASSERT_ADDR			
32	0x2	0	1	0	Assert  SP   address_BUS	CTRL_SP_ASSERT_ADDR			
33	0x3	0	1	1	Assert   CREG   address_BUS	CTRL_CREG_ASSERT_ADDR			
34	0x4	1	0	0	Assert   Xfer   address_BUS	CTRL_XFER_ASSERT_ADDR			
35	0x5	1	0	1	Reserved	Reserved			
36	0x6	1	1	0	Reserved	Reserved			
37	0x7	1	1	1	Reserved	Reserved			

Ctrl_GPR_A_ALU_R									
num	hex	binary		ſy	description	Control Line			
	0x0	0	0	0	NONE	NONE			
38	0x1	0	0	1	Assert   GPR_A   ALU_R	CTRL_GPR_A_ASSERT_ALU_R			
39	0x2	0	1	0	Assert   GPR_B   ALU_R	CTRL_GPR_B_ASSERT_ALU_R			
40	0x3	0	1	1	Assert   GPR_C   ALU_R	CTRL_GPR_C_ASSERT_ALU_R			
41	0x4	1	0	0	Assert   GPR_D   ALU_R	CTRL_GPR_D_ASSERT_ALU_R			
42	0x5	1	0	1	Assert   GPR_X   ALU_R	CTRL_GPR_X_ASSERT_ALU_R			
43	0x6	1	1	0	Reserved	Reserved			
44	0x7	1	1	1	Reserved	Reserved			

Ctrl_GPR_A_ALU_L										
num	hex	binary		ſУ	description	Control Line				
	0x0	0	0	0	NONE	NONE				
45	0x1	0	0	1	Assert   GPR_A   ALU_L	CTRL_GPR_A_ASSERT_ALU_L				
46	0x2	0	1	0	Assert   GPR_B   ALU_L	CTRL_GPR_B_ASSERT_ALU_L				
47	0x3	0	1	1	Assert   GPR_C   ALU_L	CTRL_GPR_C_ASSERT_ALU_L				
48	0x4	1	0	0	Assert   GPR_D   ALU_L	CTRL_GPR_D_ASSERT_ALU_L				
49	0x5	1	0	1	Assert   GPR_X   ALU_L	CTRL_GPR_X_ASSERT_ALU_L				
50	0x6	1	1	0	Reserved	Reserved				
51	0x7	1	1	1	Reserved	Reserved				

## **Dragon 4 | Bus-Control permutations**

Ctrl_CREG_inc								
num	hex	bin	description	Control Line				
	0x0	0 0	NONE	NONE				
52	0x1	0 1	increase   PC	CTRL_PC_INC				
53	0x2	1 0	increase   SP	CTRL_SP_INC				
54	0x3	1 1	increase   CREG	CTRL_CREG_INC				

Ctrl_CREG_dec								
num	hex	bir	n	description	Control Line			
	0x0	0	0	NONE	NONE			
55	0x1	0	1	decrease   PC	CTRL_PC_DEC			
56	0x2	1	0	decrease   SP	CTRL_SP_DEC			
57	0x3	1	1	decrease   CREG	CTRL_CREG_DEC			