

Logică digitală

-Curs 13-14-
Memorii

Outline

- ☐ Clasificare
 - ☐ Organizare memorii
 - ☐ Creştere bandwidth/spatiu de adrese
 - ☐ Ciclu de citire
 - ☐ Stivă şi coada
-

Clasificare memorii

Scriere și Citire		Non-volatile scriere și citire	ROM (numai citire)
Acces random	Acces Non-random	EPROM EEPROM FLASH	Măști programate
SRAM DRAM	FIFO LIFO		

- ❑ Din punct de vedere al modului de adresare:
 - ❑ prin ADRESĂ
 - ❑ prin CONȚINUT (ex. mem. Cache L1)

Clasificare memorii

□ Metrici:


- **Densitatea memoriei** (număr biți/ μm^2) și **capacitate**
 - **Timp de acces** (timpul necesar unei op. de scriere sau citire) și **throughput**
 - **Consumul de putere**
-

Random Access Memory (RAM)

Memorie cu acces aleator

MEMORY ADDRESS		MEMORY CONTENT
Binary	Decimal	
0...000	0	011...0100
0...001	1	011...0100
0...010	2	101...1100
0...011	3	101...0001
0...100	4	011...0101
0...101	5	010...0101
0...110	6	110...0011
0...111	7	101...0001
⋮	⋮	⋮
1...110	2^n-2	000...0010
1...111	2^n-1	111...0110

$\longleftrightarrow m \text{ bits}$




Random Access Memory (RAM)

Memorie cu acces aleator

- ☐ De câte linii de adrese avem nevoie pentru a accesa o memorie de 1kbit?
 - ☐ De câte linii de adrese avem nevoie pentru a accesa o memorie de 64kbit?
-


RAM: organize




SRAM vs DRAM

- ❑ SRAM memorează starea câtă vreme e alimentat. DRAM-ul are nevoie de alimentare + refresh (controler mai complex)
 - ❑ DRAM are densitate mai mare (1 tranzistor /celulă) în comparație cu SRAM-ul (4-6 pt. cross-cupled inverters), dar:
 - Are nevoie de ciclu refresh.
 - Citirea e distructivă, deci trebuie rescrisa informația imediat după
 - ❑ FPGA-urile folosesc tehnologie SRAM uzual
-


16K x 32 RAM design with 16K x 8 RAMs




Ciclu RAM de citire



64K x 8 RAM design with 16K x 8 RAMs



Stiva



Stiva

- ☐ 4 word, m bit push-down stack cu:
 - m input lines (IN),
 - m output lines (OUT),
 - ☐ semnale de control:
 - push/pop :
 - ☐ 0 data este adaugata in stiva,
 - ☐ 1 pentru scoaterea datei din stiva
 - Enable: permite operarea stivei
 - Semnale de stare (Empty si Full)
-

Stiva 4 cuv.

Push/Pop	Enable	Operations
X	0	No change
0	1	Push
1	1	Pop

Operation table

Push/Pop Enable		Shift register controls		Counter controls	
		S ₁	S ₀	D	E
X	0	0	0	X	0
0	1	1	1	0	1
1	1	1	0	1	1

Control table

Counter outputs			Empty	Full
Q ₂	Q ₁	Q ₀		
0	0	0	1	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	1

Output table

Registru deplasare

Present state		Operation	Next state			
S ₁	S ₀		Q ₃	Q ₂	Q ₁	Q ₀
0	0	No change	Q ₃	Q ₂	Q ₁	Q ₀
0	1	Load input	I ₃	I ₂	I ₁	I ₀
1	0	Shift left	Q ₂	Q ₁	Q ₀	I _R
1	1	Shift right	I _L	Q ₃	Q ₂	Q ₁


Operation table

Numărător


Load	E	D	Operations
0	0	X	No change
0	1	0	Count up
0	1	1	Count down
1	X	X	Load the input

Operation table

Stiva 4 cuv.



Stiva – implementare fol. 1kB SRAM



Push/Pop	Enable	Operations
X	0	No change
0	1	Push
1	1	Pop

Operation table


		Selector control	Memory controls		Counter controls	
Push/Pop	Enable	S	CS	RWS	D	E
X	0	X	0	0	X	0
0	1	1	1	1	0	1
1	1	0	1	0	1	1

Control table


Stiva – implementare fol. 1kB SRAM

- ❑ Push: Data loc . RAM (TOP);
Increment Top, Top+1
 - ❑ Pop: Data loc. RAM (Top-1) Date;
Decrement Top, Top-1
 - ❑ Stivă plină: Top=1023;
 - ❑ Stivă goală: Top=0;
 - ❑ Locația cu dresa 1023 nu e încărcată
niciodată (11 1111 1111)
-

Stiva – implementare fol. 1kB SRAM



FIFO



FIFO – 4 cuvinte

READ/WRITE	ENABLE	OPERATIONS
X	0	No change
0	1	Read
1	1	Write

Operation table

READ/WRITE	ENABLE	S_1 S_0	D E
X	0	0 0	X 0
0	1	0 0	1 1
1	1	1 0	0 1

Control table

Registru deplasare

Present state		Operation	Next state			
S_1	S_0		Q_3	Q_2	Q_1	Q_0
0	0	No change	Q_3	Q_2	Q_1	Q_0
0	1	Load input	I_3	I_2	I_1	I_0
1	0	Shift left	Q_2	Q_1	Q_0	I_R
1	1	Shift right	I_L	Q_3	Q_2	Q_1

Operation table

Numărător

Load	E	D	Operations
0	0	X	No change
0	1	0	Count up
0	1	1	Count down
1	X	X	Load the input

Operation table


FIFO – 4 cuvinte

READ/WRITE ENABLE	OPERATIONS
X 0	No change
0 1	Read
1 1	Write


Operation table

READ/WRITE ENABLE	S_1	S_0	D	E
X 0	0	0	X	0
0 1	0	0	1	1
1 1	1	0	0	1

Control table



FIFO - 1kB SRAM



Read/Write	Enable	Operations
X	0	No change
0	1	Read
1	1	Write

Operation table

Read/Write	Enable	S	CS	RWS	E (Front)	E (Back)
X	0	X	0	X	0	0
0	1	1	1	0	1	0
1	1	0	1	1	0	1

Control table




FIFO - 1kB SRAM

<i>Read/Write</i>	<i>Enable</i>	<i>Operations</i>
<i>X</i>	<i>0</i>	<i>No change</i>
<i>0</i>	<i>1</i>	<i>Read</i>
<i>1</i>	<i>1</i>	<i>Write</i>

Operation table

<i>Read/Write</i>	<i>Enable</i>	<i>S</i>	<i>CS</i>	<i>RWS</i>	<i>E</i> <i>(Front)</i>	<i>E</i> <i>(Back)</i>
<i>X</i>	<i>0</i>	<i>X</i>	<i>0</i>	<i>X</i>	<i>0</i>	<i>0</i>
<i>0</i>	<i>1</i>	<i>1</i>	<i>1</i>	<i>0</i>	<i>1</i>	<i>0</i>
<i>1</i>	<i>1</i>	<i>0</i>	<i>1</i>	<i>1</i>	<i>0</i>	<i>1</i>

Control table




Read/Write	Enable	Operations
X	0	No change
0	1	Read
1	1	Write

Operation table

Read/Write	Enable	S	CS	RWS	E (Front)	E (Back)
X	0	X	0	X	0	0
0	1	1	1	0	1	0
1	1	0	1	1	0	1

Control table



**Enough Talking Let's Get To It
!!Brace Yourselves!!**

