

P-ţa Victoriei nr. 2 RO 300006 - Timişo</del>ara Tel: +4 0256 403000 Fax: +4 0256 403021 rector@rectorat.upt.ro www.upt.ro

## Logică digitală

-Curs 13-14-Memorii

#### Outline

- □ Clasificare
- Organizare memorii
- Creştere bandwidth/spatiu de adrese
- □ Ciclu de citire
- Stivă şi coada

#### Clasificare memorii


Scriere și Citi	ire	Non-volatile scriere și citire	ROM (numai citire)
Acces random	Acces Non-random	EPROM EEPROM FLASH	Măști programate
SRAM DRAM	FIFO LIFO		


- ☐ Din punct de vedere al modului de adresare:
  - ☐ prin ADRESĂ
  - ☐ prin CONŢINUT (ex. mem. Cache L1)

#### Clasificare memorii

- Metrici:
  - Densitatea memoriei (număr biți/µm² ) și capacitate
  - **Timp de acces** (timpul necesar unei op. de scriere sau citire) și **throughput**
  - Consumul de putere

#### Random Access Memory (RAM) Memorie cu acces aleator






#### Random Access Memory (RAM) Memorie cu acces aleator

- De câte linii de adrese avem nevoie pentru a accesa o memorie de 1kbit?
- De câte linii de adrese avem nevoie pentru a accesa o memorie de 64kbit?


### RAM: organizare




#### SRAM vs DRAM

- SRAM memorează starea câtă vreme e alimentat. DRAM-ul are nevoie de alimentare + refresh (controler mai complex)
- DRAM are densitate mai mare (1 tranzistor /celulă) în comparație cu SRAM-ul (4-6 pt. cross-cupled inverters), dar:
  - Are nevoie de ciclu refresh.
  - Citirea e distructiva, deci trebuie rescrisa informația imediat după
- FPGA-urile folosesc tehnologie SRAM uzual

# 16K x 32 RAM design with 16K x 8 RAMs




#### Ciclu RAM de citire




#### 64K x 8 RAM design with 16K x 8

**RAMs** 



#### Stiva



#### Stiva

- □ 4 word, m bit push-down stack cu:
  - m input lines (IN),
  - m output lines (OUT),
- semnale de control:
  - push/pop :
    - 0 data este adaugata in stiva,
    - 1 pentru scoaterea datei din stiva
  - Enable: permite operarea stivei
  - Semanle de stare (Empty si Full)

#### Stiva 4 cuv.

Push/Pop	Enable	Operations
X	0	No change
0	1	Push
1	1	Pop

Operation table

	regi	ift ster trols	Cou		
Push/Pop	o Enable	S,	S	D	E
Х	0	0	0	X	0
0	1	1	1	0	1
1	1	1	0	1	1

Control table

Coun	ter ou	ıtputs							
$Q_2$	$Q_1$	Q,	Empty	Full					
0	0	0	1	0					
0	0	1	0	0					
0	1	0	0	0					
0	1	1	0	0					
1	0	0	0	1					
	Output table								

#### Numărător

## Registru deplasare


Present state		Next state			
S <sub>1</sub> S <sub>0</sub>	Operation	$Q_3 Q_2 Q_1 Q_0$			
0 0	No change	$Q_3 Q_2 Q_1 Q_0$			
0 1	Load input	$I_3$ $I_2$ $I_1$ $I_0$			
1 0	Shift left	$Q_2 Q_1 Q_0 I_R$			
1 1	Shift right	$I_L Q_3 Q_2 Q_1$			

Operation table


Load	Ε	D	Operations
0	0	X	No change
0	1	0	Count up
0	1	1	Count down
1	X	X	Load the input

Operation table

#### Stiva 4 cuv.



# Stiva – implementare fol. 1kB SRAM



Push/Pop	Enable	Operations					
X	0	No change					
0	1	Push					
1	1 1 Pop						
Operation table							


		Selector control		nory trols	Cou	
Push/Pop Enable		S	CS	RWS	D	E
X	0	Χ	0	0	Χ	0
0	1	1	1	1	0	1
1	1	0	1	0	1	1

Control table


#### Stiva – implementare fol. 1kB SRAM

- □ Push: Data loc . RAM (TOP); Increment Top, Top+1
- □ Pop: Data loc. RAM (Top-1) Date;
  Decrement Top, Top-1
- ☐ Stivă plină: Top=1023;
- ☐ Stivă goală: Top=0;
- Locația cu dresa 1023 nu e încărcată niciodată (11 1111 1111)

#### Stiva – implementare fol. 1kB SRAM



#### **FIFO**



#### FIFO – 4 cuvinte

AD/WRI1	E ENABLE	OPERATIONS	READ/WRITE	ENABLE	Sı	S <sub>0</sub>	
Χ	0	No change	Х	0	0	0	Γ
0	1	Read	0	1	0	0	
1	1	Write	1	1	1	0	
	Operation tab	le		Control t	able		

#### Registru deplasare

# S1 S0 Operation $Q_3$ $Q_2$ $Q_1$ $Q_0$ 0 0 No change $Q_3$ $Q_2$ $Q_1$ $Q_0$ 0 1 Load input $I_3$ $I_2$ $I_1$ $I_0$ 1 0 Shift left $Q_2$ $Q_1$ $Q_0$ $I_R$ 1 1 Shift right $I_L$ $Q_3$ $Q_2$ $Q_1$

Operation table

#### Numărător

Load	E	D	Operations
0	0	X	No change
0	1	0	Count up
0	1	1	Count down
1	X	X	Load the input


Operation table

Copyright @ 2004-2005 by Daniel D. Gajski

Sildes by Philip Pham, University of California, Irvine


#### FIFO - 4 cuvinte

Convright @ 2004-2005 by Daniel D. Galski



Stides by Dhillo Dham | Inhugesty of California Indias

#### FIFO - 1kB SRAM



Read/Write	Enable	Operations				
X	0	No change				
0	1	Read				
1	1	Write				

n	_	~~	-	и.	on	4.	.1.	1~
U	D	а	a	щ	$\mathbf{o}\mathbf{n}$	Пě	ŧυ	IC
	r	_			_	-		

					Ε	Ε
Read/Write Enable		S	CS	RWS	(Front)	(Back)
Х	0	X	0	Х	0	0
0	1	1	1	0	1	0
1	1	0	1	1	0	1

Control table


#### FIFO - 1kB SRAM


Read/Write	Enable	Operations
X	0	No change
0	1	Read
1	1	Write


					Ε	Ε
Read/Write Enable		S	CS	<b>RWS</b>	(Front)	(Back)
Х	0	X	0	Х	0	0
0	1	1	1	0	1	0
1	1	0	1	1	0	1

Operation table

Control table








Sildes by Philip Pham, University of California, Irvine

Read/Write	Enable	Operations
X	0	No change
0	1	Read
1	1	Write

Read/Write Enable		s	cs	RWS	E (Front)	E (Back)
Х	0	Х	0	Х	0	0
0	1	1	1	0	1	0
1	1	0	1	1	0	1

#### Operation table

Control table



# **Enough Talking Let's Get To It**!!Brace Yourselves!!

