

L 8

(curs 12- S12)

Outline

- Clasificare
- Organizare memorii
- Creștere latime de banda/spatiu de adrese
- Ciclu de scriere
- Ciclu de citire
- Stivă și coada

Scriere și Citire		Non-volatile scriere și citire	ROM (numai citire)
Acces random	Acces Non-random	EPROM EEPROM FLASH	Măști programate
SRAM	FIFO		
DRAM	LIFO		

- Din punct de vedere al modului de adresare:
 - prin ADRESĂ
 - prin CONȚINUT (ex. mem. Cache L1)


Clasificare memorii

Metrici:

- Densitatea memoriei** (număr biți/ μm^2) și **capacitate**
- Timp de acces** (timpul necesar unei op. de scriere sau citire) și **throughput**
- Consumul de putere**

Random Access Memory (RAM)

Memorie cu acces aleator



nr. biți pe care este
 stocată
 limia de
 memorie

$2^m \cdot m$ RAM


- De câte linii de adrese avem nevoie pentru a accesa o memorie de 1kbit?
- De câte linii de adrese avem nevoie pentru a accesa o memorie de 64kbit?

$$1024 \cdot 1 = 2^{10} \text{ bitti} = 2^m \cdot m$$

$$2^{10} \cdot 64 = 64 \text{ hbit} = 2^{16} = 2^m \cdot m$$

m = ?


RAM: organizare




SRAM vs DRAM

- SRAM memorează starea câtă vreme e alimentat. DRAM-ul are nevoie de alimentare + refresh (controler mai complex)
- DRAM are densitate mai mare (1 tranzistor /celulă) în comparație cu SRAM-ul (4-6 pt. cross-coupled inverters), dar:
 - Are nevoie de ciclu refresh.
 - Citirea e distructiva, deci trebuie rescrisa informația imediat după
- FPGA-urile folosesc tehnologie SRAM - BRAM


Ciclu RAM citire




Ciclu RAM scriere




16K x 32 RAM design with 16K x 8 RAMs



64K x 8 RAM design with 16K x 8 RAMs



Stiva (LIFO) last in → first out



◻ 4 word, m bit push-down stack cu:

- m input lines (IN),
- m output lines (OUT),
- ◻ semnale de control:
 - push/pop :
 - ◻ 0 date este adaugata in stiva,
 - ◻ 1 pentru scoaterea datei din stiva
 - Enable: permite operarea stivei
 - Semnale de stare (Empty si Full)

Stiva 4 cuv.

Push/Pop	Enable	Operations	Push/Pop Enable	Shift register controls	Counter controls	Counter outputs	Empty	Full
X	0	No change	X	S ₁ S ₀	D E	Q ₂ Q ₁ Q ₀	1	0
0	1	Push	0	0 1	1 0	0 0 0	0	0
1	1	Pop	1	1 1	0 1	0 1 0	0	0


Operation table Control table Output table

Registru deplasare

Present state	Operation	Next state	Load	E	D	Operations
S ₁ S ₀	No change	Q ₃ Q ₂ Q ₁ Q ₀	0 0	X	X	No change
0 0	Load input	I ₃ I ₂ I ₁ I ₀	0 1	0	0	Count up
0 1	Shift left	Q ₂ Q ₁ Q ₀ I _R	0 1	1	1	Count down
1 0	Shift right	I _L Q ₃ Q ₂ Q ₁	1	X	X	Load the input
1 1						

Operation table Operation table

Stiva 4 cuv.



Stiva – implementare fol. 1kB SRAM

0	data	Push/Pop	Enable	Operations
1	data	X	0	No change
2	empty	0	1	Push
~	empty	1	1	Pop
1021	empty			
1022	empty			
1023	empty			

Symbolic design

Operation table


Push/Pop	Enable	Operations	Push/Pop Enable	Selector control	Memory controls	Counter controls
X	0	No change	X	X	0 0	X 0
0	1	Push	0	1	1 1	0 1
1	1	Pop	1	0	1 0	1 1

Control table


Stiva – implementare fol. 1kB SRAM

- Push: Data loc . RAM (TOP); Increment Top, Top-1
- Pop: Data loc. RAM (Top-1) Date; Decrement Top, Top-1
- Stivă plină: Top=1023;
- Stivă goală: Top=0;
- Locația cu adresa 1023 nu e încărcată niciodată (11 1111 1111)

Stiva – implementare fol. 1kB SRAM



FIFO



FIFO – 4 cuvinte

READ/WRITE	ENABLE	OPERATIONS
X	0	No change
0	1	Read
1	1	Write

Operation table


READ/WRITE	ENABLE	S₁	S₀	D	E
X	0	0	0	X	0
0	1	0	0	1	1
1	1	1	0	0	1

Control table


Registru deplasare

Present state		Operation	Next state			
S ₁	S ₀		Q ₃	Q ₂	Q ₁	Q ₀
0	0	No change	Q ₃	Q ₂	Q ₁	Q ₀
0	1	Load input	I ₃	I ₂	I ₁	I ₀
1	0	Shift left	Q ₂	Q ₁	Q ₀	I _R
1	1	Shift right	I _L	Q ₃	Q ₂	Q ₁


FIFO – 4 cuvinte



FIFO - 1kB SRAM




FIFO - 1kB SRAM




Copyright © 2004-2005 by Daniel D. Gajski


Slides by Philip Pham, University of California, Irvine



Debouncing - problem statement




Debouncing - possible method



- 50 MHz clock
- 10 ms delay (worst case)
- ? Counter MAX for generating the delay ?

Clock-domain crossing (I)

Crossing from slower clock domain to faster clock domain



Crossing from a slow to fast clock domain

FSM sync sw (OM) cu clock FPGA






Diagrama de timp

is-up is-down num! edge detectors



STATE CURENTĂ	INTRĂRİ		STATE URMETOARE (în D-nă) VECINI			IESIRI'					
	Q ₂	Q ₁	Q ₀	SW	END	D ₂ (Q ₂ ^{NXT})	D ₁ (Q ₁ ^{NXT})	D ₀ (Q ₀ ^{NXT})	Start	is-up	is-down
SW_OFF	0	0	0	0	0	0	0	0	0	0	0
				0	1	0	0	0	0	0	0
				1	0	0	0	0	1	0	1
				1	1	0	0	0	1	0	0
ONE_WAIT	0	0	1	*	*	0	1	0	0	1	0
				*	0	0	0	1	0	0	0
				*	1	1	0	0	0	0	0
SW_ON	1	0	0	0	*	1	0	1	0	0	1
				1	*	1	0	0	0	0	0
ZERO_WAIT	1	0	1	*	*	1	1	1	0	1	0
				*	0	1	0	0	0	0	0
	*	1	0	*	0	1	0	0	0	0	0
	*	*	1	*	*	d	d	d	d	d	d
	0	1	1	*	*	d	d	d	d	d	d
	1	1	1	*	*	d	d	d	d	d	d

Edge detector (FSM) block impl

