

P-ţa Victoriei nr. 2 RO 300006 - Timişoara Tel: +4 0256 403000 Fax: +4 0256 403021 rector@rectorat.upt.ro www.upt.ro

## Logică digitală

-Curs 13-Memorii

#### Outline

- Clasificare
- Organizare memorii
- Creştere latime de banda/spatiu de adrese
- Ciclu de scriere
- ☐ Ciclu de citire
- ☐ Stivă și coada

#### Clasificare memorii


Scriere și Citi	re	Non-volatile scriere și citire	ROM (numai citire)
Acces random	Acces Non-random	EPROM EEPROM FLASH	Măști programate
SRAM DRAM	FIFO LIFO		


- ☐ Din punct de vedere al modului de adresare:
  - ☐ prin ADRESĂ
  - ☐ prin CONŢINUT (ex. mem. Cache L1)

#### Clasificare memorii

- Metrici:
  - Densitatea memoriei (număr biți/µm²) și capacitate
  - **Timp de acces** (timpul necesar unei op. de scriere sau citire) și **throughput**
  - Consumul de putere

#### Random Access Memory (RAM) Memorie cu acces aleator






#### Random Access Memory (RAM) Memorie cu acces aleator

- De câte linii de adrese avem nevoie pentru a accesa o memorie de 1kbit?
- De câte linii de adrese avem nevoie pentru a accesa o memorie de 64kbit?


## RAM: organizare




#### SRAM vs DRAM

- SRAM memorează starea câtă vreme e alimentat. DRAM-ul are nevoie de alimentare + refresh (controler mai complex)
- DRAM are densitate mai mare (1 tranzistor /celulă) în comparație cu SRAM-ul (4-6 pt. cross-cupled inverters), dar:
  - Are nevoie de ciclu refresh.
  - Citirea e distructiva, deci trebuie rescrisa informația imediat după
- FPGA-urile folosesc tehnologie SRAM -BRAM


#### Ciclu RAM de citire



### Ciclu RAM scriere




## 16K x 32 RAM design with 16K x 8 RAMs




## 64K x 8 RAM design with 16K x 8

**RAMs** 



#### Stiva



#### Stiva

- □ 4 word, m bit push-down stack cu:
  - m input lines (IN),
  - m output lines (OUT),
- semnale de control:
  - push/pop :
    - 0 data este adaugata in stiva,
    - 1 pentru scoaterea datei din stiva
  - Enable: permite operarea stivei
  - Semnale de stare (Empty si Full)

#### Stiva 4 cuv.

Push/Pop	Enable	Operations
X	0	No change
0	1	Push
1	1	Pop

Operation table

		Sh regi cont	ster	Coul	
Push/Pop E	nable	S,	S <sub>o</sub>	D	E
X	0	0	0	X	0
0	1	1	1	0	1
1	1	1	0	1	1

Control table

Coun	ter ou							
$Q_2$	$Q_1$	Q <sub>o</sub>	Empty	Full				
0	0	0	1	0				
0	0	1	0	0				
0	1	0	0	0				
0	1	1	0	0				
1	0	0	0	1				
A CONTRACTOR OF THE PROPERTY O								

Output table

### Registru deplasare

Present state		Next state
S <sub>1</sub> S <sub>0</sub>	Operation	Q <sub>3</sub> Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>
0 0	No change	$Q_3 Q_2 Q_1 Q_0$
0 1	Load input	$I_3$ $I_2$ $I_1$ $I_0$
1 0	Shift left	$Q_2 Q_1 Q_0 I_R$
1 1	Shift right	$I_1 Q_3 Q_2 Q_1$


Operation table

#### Numărător


	Load	Ε	D	Operations
ľ	0	0	X	No change
	0	1	0	Count up
	0	1	1	Count down
	1	X	X	Load the input

Operation table

#### Stiva 4 cuv.



# Stiva – implementare fol. 1kB SRAM



Push/Pop	Enable	Operations				
Х	0	No change				
0	1	Push				
1	1 1 Pop					
Operation table						


		Selector control		mory trols	Cou cont	
Push/Po	p Enable	S	CS	RWS	D	Ε
X	0	Χ	0	0	Χ	0
0	1	1	1	1	0	1
1	1	0	1	0	1	1

Control table


#### Stiva – implementare fol. 1kB SRAM

- □ Push: Data loc . RAM (TOP); Increment Top, Top-1
- Pop: Data loc. RAM (Top-1) Date; Decrement Top, Top-1
- ☐ Stivă plină: Top=1023;
- ☐ Stivă goală: Top=0;
- Locația cu adresa 1023 nu e încărcată niciodată (11 1111 1111)

#### Stiva – implementare fol. 1kB SRAM



#### **FIFO**




### FIFO – 4 cuvinte

EAD/WRI	TE ENABLE	<b>OPERATIONS</b>	READ/WRITE	ENABLE	Sı	S <sub>0</sub>	I
X	0	No change	X	0	0	0	)
0	1	Read	0	1	0	0	1
1	1	Write	1	1	- 1	0	0
	Operation tab	le		Control t	able		


#### Registru deplasare

Present state	;	Next state				
S, S,	Operation	Q <sub>3</sub> Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>				
0 0	No change	$Q_3 Q_2 Q_1 Q_0$				
0 1	Load input	$I_3$ $I_2$ $I_1$ $I_0$				
1 0	Shift left	$Q_2 Q_1 Q_0 I_R$				
1 1	Shift right	$I_L Q_3 Q_2 Q_1$				
Operation table						

#### FIFO - 4 cuvinte



#### FIFO - 1kB SRAM



Rea	ad/Write	Enable	Operations
	X	0	No change
	0	1	Read
	1	1	Write

Read/Write	Enable		ce n	IA/C /E	contl	(Pack)
Read/Will	Ellable	3	C3 K	W3 (F	TOHL	(Dack)
X	0	X	0	X	0	0
0	1	1	1	0	1	0
1	1	0	1	1	0	1

Control table


#### FIFO - 1kB SRAM


Read/Write	Enable	Operations
X	0	No change
0	1	Read
1	1	Write


					Ε	Ε
Read/Wr	S	CS	<b>RWS</b>	(Front)	(Back)	
Х	0	X	0	Х	0	0
0	1	1	1	0	1	0
1	1	0	1	1	0	1

Operation table

Control table








Sildes by Philip Pham, University of California, Irvine

Read/Write	Enable	Operations
X	0	No change
0	1	Read
1	1	Write


						Ε	Ε
	Read/Write Enable		S	CS	RWS	(Front)	(Back)
	X	0	Х	0	Х	0	0
	0	1	1	1	0	1	0
	1	1	0	1	1	0	1

#### Operation table


Control table



#### Debouncing – problem statement




## Debouncing - possible method




- ☐ 50 MHz clock
- ☐ 10 ms delay (worst case)
- ? Counter MAX for generating the delay?

### Clock-domain crossing (I)


#### Crossing from slower clock domain to faster clock domain




#### FSM sync sw (OM) cu clock FPGA



## Diagrama de timp




#### Circuit



	STARE CURENTÁ			קדאו	INTRARI STARE URMATOARE = (pt D-wi) VAL MIRĀRI						
	Q <sub>2</sub>	Q <sub>1</sub>	Q,	SM	€ND	$D_2(Q_2^{MXT})$	DAL QUET)	$\mathcal{D}_o(\mathcal{Q}_o^{u_{KT}})$	Hord	12-up	is down
770_W2	Ð	0	0	0	٥	0	0	0	0	0	0
				1	0	0	0	1	0	٩	0
ONE	0	0	٨	*	*	0	٨	ø	٨	0	0
ОТІНИ	0	N.	0	₹	٥	0	1	б	0	O	0
				¥	4	٨	0	0	จ	ø	D
SW_ON	1	o	D	0	<del>4</del> k	1	0	1	0	0 მ	0
£ Pro	1	0	1	*	4	1	- 1	0	1	0	0
WAITI	٨	٨	0	*	0	9	(	0	0	0	0
				*	1	٥	٥	٥	0	0	۵
	0	4	1	*	*	d d	q	d d	d	9	d
	1	1	١ ١	*		ll a	1 4	q	d	d	0

## Edge detector (FSM) block impl



## **Enough Talking Let's Get To It**!!Brace Yourselves!!

