

Example

- MM = 4 GiB
- Byte addressable
- 1 word = 8B
- 1 block = 16 words
- Cache data size = 128 KiB
- Direct Mapping

- Address Word format
- Total cache size
- Cache logic diagram

$$\text{MM Size} = 4 \text{ GiB} = 2^2 \cdot 2^{30} \text{ B} = 2^{32} \text{ B} \quad \text{Address word length.}$$


$$\text{Word offset} \Rightarrow 1 \text{ word} = 8 \text{ B} = 2^3 \text{ B} \rightarrow \text{Word offset length}$$

$$1 \text{ block} = 16 \text{ words} = 2^4 \text{ w} \rightarrow \text{Block offset length.}$$

How many blocks / cache ?

$$128 \text{ KiB data cache} = 2^7 \cdot 2^{10} \text{ B} = 2^{17} \text{ B/cache} = \frac{2^{17} \text{ B/cache}}{2^7 \text{ B/block}} =$$

$$1 \text{ block} = 2^4 \text{ w} = 2^3 \cdot 2^4 \text{ B} = 2^7 \text{ B} \quad \text{Index length} = \frac{2^{10} \text{ blocks}}{2 \text{ cache}}$$




$$1 \text{ B} = 2^3 \text{ bits}, \quad 1 \text{ block} = 2^7 \text{ B} = 2^7 \cdot 2^3 \text{ bits} = 2^{10} \text{ bits} = 1024 \quad \begin{array}{r} 32 - \\ 17 \\ \hline 15 \end{array}$$

b)

$$1 \text{ cache line} = 1 \text{ bit (V)} + 15 \text{ bits (Tag)} + 1024 \text{ bits (data)}$$


1 cache line = $2B + 2^7B$

$$\begin{aligned} \text{Total cache size} &= 2^{10} \cdot (2^3 + 2^7 B) = 2 \cdot \underline{2^{10} B} + \underline{2 \cdot 2^{10} B} \\ &= \underline{2 \text{ KiB}} + \underline{128 \text{ KiB}} = 130 \text{ KiB} \end{aligned}$$



Only difference is 4-way SA

$$k = 4 = 2^{\Delta} \Rightarrow \Delta = 2$$



Address Word

$$m = 10$$

2^m blocks

$$\frac{1024}{4} = \frac{2^{10}}{2^2} = 2^8$$

$$m' = m - 2 = 10 - 2 = 8$$

