

	Cache	Clock frequency	IMR	DMR	Miss Penalty
Computer A	WT	2GHz	10%	12%	<u>80 ns</u>
Computer B	WB	10% degradation	7%	10%	<u>104 ns</u>

Allocate in case of a miss

Load/store machines \rightarrow 20% L/S inst.

CPI_{ideal} = 2.3 C.c.


1 block = 16 words

BUS width = 2 words

MM access time = 10 ns

$\frac{16 \text{ words}}{2 \text{ words}} = 8 \text{ BUS acc.}$

80 ns to bring the block



Computer B \rightarrow 30% of all blocks are dirty at any moment

Allocation
 $\frac{16 \text{ words}}{2 \text{ words}} = 8 \text{ BUS reads}$

8 BUS reads

+ 0.3 $\frac{16 \text{ words}}{2 \text{ words}} = 1.3 \times 8$
 $= 10.4 \text{ bus acc.}$

8 BUS writes

$$\text{Miss Penalty}_B = 10.4 \text{ bus acc.} \times 10 \text{ ns} = 104 \text{ ns}$$

$$\text{Clock cycle time}_A = \frac{1}{2 \cdot 10^9} \Delta = 0.5 \text{ ns}$$

$$\text{Clock cycle time}_B = 1.1 \times 0.5 = 0.55 \text{ ns}$$

$$\text{Miss Penalty}_A = \left\lceil \frac{80 \text{ ns}}{0.5 \text{ ns}} \right\rceil = 160 \text{ C.C.}$$

$$\text{Miss Penalty}_B = \left\lceil \frac{104 \mu s}{0.5 \mu s} \right\rceil = 208 \text{ c.c.}$$

$$\begin{aligned} \text{Misses per instruction}_A &= \text{ITMR}_A + 0.2 \times \text{DMR}_A = \\ &= 0.1 + 0.2 \times 0.12 = 0.124 \end{aligned}$$

$$\text{Misses per instruction}_B = 0.07 + 0.2 \times 0.1 = 0.09$$

$$\text{Misses per instruction} = \text{Miss Rate} \times \text{Mem. acc per instr.}$$

$$\text{Memory accesses per instruction}_{A/B} = 1 + 0.2 = 1.2$$

$$\text{Miss Rate}_A = \frac{0.124}{1.2} = 0.1 = \underline{10\%}$$

$$\text{Miss Rate}_B = \frac{0.09}{1.2} = 0.075 = 7.5\%$$

$$\text{AMAT}_A = 0.5 \mu s + 0.1 \times 160 \times 0.5 \mu s = 8.5 \mu s$$

$$\text{AMAT}_B = 0.55 \mu s + 0.075 \times 208 \times 0.55 \mu s = 9.13 \mu s$$

$$\text{CPU time}_A = \text{IC} \times (2.3 + 0.124 \times 160) \times 5 \mu s = 110.7 \mu s \times \text{IC}$$

$$\text{CPU time}_B = \text{IC} \times (2.3 + 0.09 \times 208) \times 5.5 \mu s = 115.61 \mu s \times \text{IC}$$

$$\text{AMAT} = \underbrace{t_{ac}}_{\text{Clock cycle time}} + \text{Miss Rate} \times \underbrace{\text{Miss Penalty (time)}}_{\text{Miss Penalty (c.c.)} \times \text{Clock cycle time}}$$

Clock cycle time

Miss Penalty (c.c.) × Clock cycle time
Misses per instruction

$$\text{CPU time} = \text{IC} \times \left(\text{CPI}_{\text{ideal}} + \underbrace{\text{Memory acc per instr.} \times \text{Miss Rate} \times \text{Miss Penalty (c.c.)}}_{\text{Misses per instruction}} \right) \times \text{Clock cycle time}$$