

① $X = -111$; $Y = -52$ $X \rightarrow Q$ Booth modified. $M = 11001100$
 $-M = 00110100$

52-
32-
20-
16-
=4

111-
64
47-
32
15

$$X_{SM} = 11101111$$

$$= 10010001_{c2}$$

$$Y_{SM} = 10110100_{SM}$$

$$= 11001100_{c2}$$

01-0 00-5
00-1 10-6
00-2 11-7
10-3
01-4

COUNT	Q _{SM}	A	Q _{SM}	Q	P	M
000	0	0000 0000 + 1100 1100 0 1100 1100 1110 0110	1	1001 0001	0	1100 1100
	0		0	1100 1000	0	
001	0	1111 0011	0	0110 0100	0	
010	0	1111 1001	1	0011 0010	0	
011	0	1111 1100	1	1001 1001	0	
100	+	1100 1100 1100 1000 0 11100100			0	
	0		0	1100 1100	0	
101	0	1111 0010	0	0110 0110	0	
110	0	1111 1001	0	0011 0011	0	
111	+	0011 0100			1	
114	0	0010 1101 00010110	1	0001 1001	1	


$$\begin{array}{r} -111 \times \\ -52 \\ \hline 222 \\ 555 \\ \hline 5772 \end{array}$$

$$\begin{array}{r} 5778- \\ 4056 \\ \hline 1678- \\ 1024 \\ \hline = 655- \\ 512 \\ \hline 143- \\ 128 \\ \hline = 15 \end{array}$$


2048
40

$Q = 0001011010001100$

2
a)



2b)



$$\textcircled{3} \text{ a) } CPU\ time_x = IC \times (0.4 \times 3 + 0.3 \times 2 + 0.1 \times 2 + 0.2 \times 1) \times 0.2 \mu s$$

$$= IC \times 0.44 \mu s \quad CPI_x = CPI_y$$

$$CPU\ time_y = IC \times 0.55 \mu s = IC \times 2.2 \times 0.25 \mu s$$

$$Clock\ rate_x = \frac{1}{0.2 \mu s} = 5 GHz$$

$$Clock\ rate_y = \frac{1}{0.25 \mu s} = 4 GHz$$

a) r - fracția de instr. LS rămase după reducere la mas, y

$$CPU\ time_y^{new} = IC \left[\cancel{1 - 0.3(1-r)} \right] \times \frac{0.4 \times 3 + 0.3 \times 2 \times 2 + 0.4}{1 - \cancel{0.3(1-r)}} \times 0.25 \mu s$$

$$= IC (1.6 + 0.6 \times r) \times 0.25 \mu s$$

Condiția este ca $CPU\ time_y < IC \times 0.44 \mu s$

$$IC (1.6 + 0.6 \times r) \times 0.25 \mu s < IC \times 0.44 \mu s$$

$$1.6 + 0.6 \times r < 1.76 \Rightarrow r < \frac{0.16}{0.6} = 0.2666$$

\Rightarrow fracția ce rămâne < 0.2666

fracția ce se elimină $> (1 - 0.2666) = 0.7334$

\Rightarrow procentajul minim de instr. LS ce trebuie eliminat 73.34%

$$b) MIPS = \frac{Clock\ rate}{CPI \times 10^6} \Rightarrow MIPS_x = \frac{5 \cdot 10^9}{2.2 \cdot 10^6} = 2272.727$$

$$MIPS_y = \frac{4 \cdot 10^9}{\frac{1.6 + 0.6 \times r}{1 - 0.3(1-r)} \cdot 10^6} = \frac{4000(1 - 0.3(1-r))}{1.6 + 0.6 \times r} > 2272.727$$

$$4000(0.7 + 0.3r) > 3636.3632 + 1363.6362r$$

$$2800 + 1200r > 3636.3632 + 1363.6362r$$

$$163.6362r < -836.3632$$

$$r < -5.111 \Rightarrow \text{fracție negativă} \Rightarrow \text{imposibil}$$

Era de așteptat, deoarece reducerea de instrucțiuni îmbunătățește $CPU\ time$ dar degradează $MIPS$!

④ 64TiB - VM $\Rightarrow 2^6 \times 2^{40} = 2^{46} \text{ B}$

a) 8GiB - PTM $\Rightarrow 2^3 \times 2^{30} = 2^{33} \text{ B}$

byte addressing

16KiB pages $\Rightarrow 2^4 \cdot 2^{10} = 2^{14} \text{ B}$

32-entry TLB (2-way SA)


256KiB Data Cache (2-way SA) $= 2^{18} \text{ B} = \frac{2^{18}}{2^7} = 2^{11} \text{ blocks}$

1 block = 16 words $= 2^4 \text{ w} = 2^4 \cdot 2^3 \text{ B} = 2^7 \text{ B}$


1 word = 64 bits $= 2^6 \text{ bits} = 2^3 \text{ B}$

\Downarrow
 $\frac{2^{11}}{2} = 2^{10} \text{ blocks / bank}$


Virtual Address



$\frac{32-17}{15}$



(c) a) continue



$$\begin{aligned}
 \text{b) TLB size} &= \underbrace{2^5}_{\text{total entries}} \times \left(\underbrace{31 \text{ bits}}_{\text{Tag, V, D, R}} + \underbrace{19 \text{ bits}}_{\text{PPN}} \right) = 2^5 \times 50 \text{ bits} \\
 &\approx 2^5 \times 2^6 \text{ bits} \\
 &= 2^5 \times 2^3 \text{ B} = 2^8 \text{ B} \\
 &= \boxed{0.25 \text{ KiB}}
 \end{aligned}$$

$$\begin{aligned}
 \text{Cache size total} &= \underbrace{2}_{\text{S.A.}} \times \underbrace{2^{10}}_{\text{index}} \times \left(\underbrace{17 \text{ bits}}_{\text{chd bits}} + \underbrace{2^2 \text{ B}}_{\text{data}} \right) \\
 &= 2^{11} \times 17 \text{ bits} + 2^{12} \text{ B} \\
 &\approx \underbrace{2^{11} \times 2^5 \text{ bits}}_{2^{16} \text{ bits} = 2^{13} \text{ B} = 8 \text{ KiB}} + \underbrace{256 \text{ KiB}}_{\text{data}} \approx \boxed{264 \text{ KiB}}
 \end{aligned}$$

⑤ 0.2 L/s insth.
 Clock rate = 3.6 GHz
 CPI_{ideal} = 3 C.C.

Miss rate = 6%

Acc = 20 C.C.

optimize

IMR = 8%

DMR = 5%

Miss Penalty = 150 ns = $\left\lceil \frac{150 \text{ ns}}{0.277 \text{ ns}} \right\rceil = 542 \text{ C.C.}$

a) CPU time_{orig.} = IC × (CPI_{ideal} + Misses per insth. × Miss Penalty) × Clock cycle time original

clock cycle time = $\frac{1}{3.6 \times 10^9 \text{ s}^{-1}} = \frac{1}{3.6} \text{ ns} = 277.7 \text{ ns} = 0.277 \text{ ns}$

Misses per insth original = 0.08 + 0.2 × 0.05 = 0.09

Memory accesses per insth = 1.2

CPU time_{orig} = IC × (3 + 0.09 × 540) × 0.277 ns
 = $\boxed{\text{IC} \times 14.2932 \text{ ns}}$

CPU time_{optim} = IC × (CPI_{ideal} + Mem acc per insth × Miss rate × Miss Penalty) × CCT
 = IC (3 + 1.2 × 0.06 × 542) × 0.277 ns
 = $\boxed{\text{IC} \times 11.640 \text{ ns}}$ ✓ ⇒ CPU time optim mai hai!

b) AMAT_{orig} = 0.277 ns + $\frac{0.09}{1.2} \times 542 \times 0.277 \text{ ns}$
 = 11.537 ns

AMAT_{optim} = 2 × 0.277 ns + 0.06 × 542 × 0.277 ns
 = $\boxed{9.562 \text{ ns}}$ ✓ AMAT optim mai hai!

⑥

```
MOV R0, #0 ; initialize i
MOV R1, #0 ; initialize m
ADR R2, max ; aduc adresa variabilei max
LDR R3, [R2] ; aduc valoarea lui max
loop ADD R1, R1, R0 ; m = m + i
      MUL R4, R1, #2 ; calculăm 2 * max
      CMP R1, R4 ; comparăm m cu 2 * max
      BLE skip ; sau la skip dacă m e mai mic sau egal cu 2 * max
      MOV R1, R3 ; m = max
skip  ADD R0, R0, 1 ; update index i
      CMP R0, R3 ; compare i with max
      BLT loop ; if i < max continue loop
loopend ...
```