

Example cache (w/ DM) → Fast MATH processor (Tutreinuity)

- embedded processor
- MIPS architecture
- 32 bit address word (data & inst. word)

$$32 \text{ bits} = 4 \text{ B} = 2^2 \text{ B}$$

Cache size 16 KiB

Block size = $2^4 \text{ words} =$

$$= 2^4 \cdot 2^2 \text{ B} = 2^6 \text{ B}$$

$$\frac{\text{Cache size}}{\text{Block size}} = \frac{2^4 \cdot 2^{10} \text{ B}}{2^6} =$$

$$= 2^8 \text{ lines}$$


$$2^4 \text{ words / block} = 2^4 \cdot 2^2 \text{ B} = 2^6 \text{ B} = 2^6 \cdot 2^3 = 2^9 \text{ bits} = 512 \text{ bits}$$

- 12-stage pipeline
- separate instruction and data caches

- Each cache is 16 KiB or 4096 words

- 1 block = 16 words = 2⁴ words

$$\text{MM size} = 2^{32} \text{ B} = 2^2 \cdot 2^{30} \text{ B} = 4 \text{ GiB}$$



- ① Send address to the appropriate cache. Address comes either from PC (for an instruction) or from the ALU (data)
- ② If the cache signals a hit, the requested word is available on the data lines. Since there are 16 words in a block, we need a mux
- ③ If the cache signals a miss, the CPU sends the address to MM, and when MM returns the data, the data is written into the cache, then read by the CPU to fulfill the request.

Cache coherency

→ WT (Write Through)

→ WB (Write Back)

↳ both offered by Fast MATH

↳ the OS decides