



3.5 Cache performance optimization

Miss Reduction → using multi-level caches

Example 1 (2-level cache system)

- $CPI_{ideal} = 1.0$ c.c. (all references hit the primary cache)
- Clock rate = $4\text{ GHz} \Rightarrow CCT = \frac{1}{4 \cdot 10^9\text{ Hz}} = \frac{1}{4} \cdot 10^{-9}\text{ s} = \boxed{0.25\text{ }\mu\text{s}}$
- MM access time = $100\text{ }\mu\text{s}$ (including all miss handling)
- Miss rate per instruction = 2% (for the primary cache)
- How much faster will be the system (CPU + ~~CACHE~~)
- 2nd level cache $t_{ac} = \boxed{5\text{ }\mu\text{s}}$ for each hit or a miss
- miss rate per instr in 2nd level is 0.5%



$$\text{Miss Penalty}_{MM} = \left\lceil \frac{100\text{ }\mu\text{s}}{0.25\text{ }\mu\text{s}} \right\rceil = 400\text{ c.c.}$$

$$CPU_{time} = \underbrace{JC}_{\text{does not change}} \times \underbrace{CPI_{total}}_{\text{green}} \times \underbrace{CCT}_{\text{red circle}}$$

$$\begin{aligned} CPI_{total, 1\text{-level}} &= \underbrace{CPI_{ideal}}_{\text{circle}} + \text{Memory stall clock cycles}_{1\text{-level}} = \\ &= 1.0 + \text{Miss Rate per instruction} \times \text{Miss Penalty}_{MM} = \\ &= 1.0 + 0.02 \times 400 = 3\text{ c.c.} \end{aligned}$$

$$\begin{aligned} CPI_{total, 2\text{-level}} &= CPI_{ideal} + 1^{st} \text{ level stalls per instr.} + 2^{nd} \text{ level stalls per instr.} = \\ &= 1 + 0.02 \times 20\text{ c.c.} + 0.005 \times 400\text{ c.c.} = 3.4\text{ c.c.} \end{aligned}$$

$$\text{Miss Penalty}_{2nd\text{ level}} = \left\lceil \frac{5\text{ }\mu\text{s}}{0.25\text{ }\mu\text{s}} \right\rceil = \boxed{20\text{ c.c.}}$$

$$\frac{CPU_{time, 1\text{-level}}}{CPU_{time, 2\text{-levels}}} = \frac{9}{3.4} = \boxed{2.65}$$