

Cap 1: Arithmetica în sistemele de calcul (Computer Arithmetics)

1. 1. Introduction

→ Algoritmul lui Robertson

- operanți în C_2 și me interesează să il explicăm pe B .
(bitii lui B)

$$\begin{array}{c} A * B \\ \uparrow \quad \uparrow \\ \text{multiplicand} \end{array}$$

$$B = (b_{n-1}, b_{n-2}, \dots, b_i, \dots, b_1, b_0)_{C_2}$$

$$b_i \in \{0, 1\} \text{ cu } i = \overline{0, n-1}$$

$$\text{Formula lui Robertson : } B_{C_2} = (-b_{n-1} \cdot 2^{n-1} + \sum_{i=0}^{n-2} b_i \cdot 2^i)$$

$$\begin{aligned} i=0 &: b_0 \times A \times 2^0 \\ &+ b_1 \times A \times 2^1 \\ &+ \dots \\ &+ b_{n-2} \times A \times 2^{n-2} \\ &- b_{n-1} \times A \times 2^{n-1} \\ \hline &P \end{aligned}$$

lucru care se întâmplă în algoritmul lui Robertson

- Fiecare i are 2 clocki
(shiftare + adunare),

fiecare 0 are 1 clocke \Rightarrow

\Rightarrow greai pt 1111 1111, de ex. \Rightarrow
Booth

- Un pas în acest algoritm:

$$(b_{i-1} - b_i) \times 2^i \times A$$

- Se consideră $b_{-1} = 0$

$$i=0: (b_{-1} - b_0) \times 2^0 \times A$$

$$i=1: + (b_0 - b_1) \times 2^1 \times A$$

$$i=2: + (b_1 - b_2) \times 2^2 \times A$$

$$(\dots)$$

$$i=j-1: + (b_{j-2} - b_{j-1}) \times 2^{j-1} \times A$$

$$i=j: + (b_{j-1} - b_j) \times 2^j \times A$$

→ Algoritmul lui Booth

b_i	b_{i-1}	Op
0	0	0
0	1	+A
1	0	-A
1	1	0

$$i = n-2 : + (b_{n-3} - b_{n-2}) \times 2^{n-2} \times A$$

$$i = n-1 : + (b_{n-2} - b_{n-1}) \times 2^{n-1} \times A$$

- Termenii b_j se vor simplifica

- Pentru termenii $i=j$, $i=j+1$:

$$-b_j \times 2^j + b_j \times 2^{j-1} = b_j \times 2^j (-1+2) = b_j \times 2^j$$

- Practic se ajunge la: $P = \left(\sum_{i=0}^{n-2} b_i \times 2^i - b_{n-1} \times 2^{n-1} \right) \times A$

adică tot formula lui Robertson. Diferența e în faptul că Booth e mai eficient (mai puțini clocki)

- Ex: $B = 01010101 \Rightarrow$ 4 operații Robertson,
dvs 8 operații pt Booth: $B' = 0\overline{1}0\overline{1}0\overline{1}0\overline{1}0\overline{1}0 \Rightarrow$
 $\overline{1}\overline{1}\overline{1}\overline{1}\overline{1}\overline{1}$
 \Rightarrow Booth modificat

- Ex: $B = 111100000|0$ - Robertson = 4
 $B' = 000\overline{1}0000$ - Booth = 1

→ Algoritmul lui Booth modificat

- combinarea Robertson și Booth, verifică caturile de 1 sau 0 izolat

b _{n-1}	b _{n-2}	F	B''	F'
0	0	0	0	0
0	0	0	1	1
0	1	1	1	0
0	1	1	0	1
1	0	0	0	0
1	0	0	1	1
1	1	0	1	1
1	1	1	0	1

cazul de F = statutul circului din care reiese

F' = statutul circului modificat

nu stiu, B'' = referă la ce să
ce e după o
dar acum încă nu am înțeles foarte mult.

• finem meniu de un bit în plus la sfârșitul lui $b_n = b_{n-1}$
(e egal cu c.m. semnificativ)

• Pentru m : $-A \times 2^i + A \times 2^{i+1} = A \times 2^i(-1+2) = A \times 2^i \Rightarrow (+)$

• Pentru m : $+A \times 2^i - A \times 2^{i+1} = -A \times 2^i \Rightarrow (-)$

• Exemplu :

$$\begin{array}{l} > B = 00|1|0|1|0|1|0|1|0 \\ B' = 1\overline{1}|1|\overline{1}|1|\overline{1}|1|\overline{1} \\ B'' = 0|1|0|1|0|1|0|1 \\ F = 0|0|0|0|0|0|1|0 \end{array} \quad \begin{array}{l} - \text{Robertson} = 4 \\ - \text{Booth} = 8 \\ - \text{Booth mod.} = 4 \end{array}$$

$$\begin{array}{l} > B = 1|1|1|\overline{1}|1|0|0|0|0|0 \\ B' = 0|0|0|\overline{1}|0|0|0|0|0|0 \\ B'' = 0|0|0|\overline{1}|0|0|0|0|0|0 \\ F = 1|1|1|1|0|0|0|0|0|0 \end{array} \quad \begin{array}{l} - \text{Robertson} = 4 \\ - \text{Booth} = 1 \\ - \text{Booth mod.} = 1 \end{array}$$

• Exercitiu pt aplicarea lui Booth modificat:

$$X = -105 \quad Y = +4665 \quad \Rightarrow F = +4665 \quad (\text{trb. nădea})$$

overflow

COUNT	OVF	A	Q[8]	Q ₇	F	M
000	0	0000 0000 + 1100 1001 0 1100 1001 0010 0100	①	1001 0111	0	1011 0111
001	0	0001 0010	0	1110 0101	1	
010	0	0000 1001	0	0111 0010	1	
011	+	0100 1001 0 0101 0010 0010 1001	—	—	1	
100	0	0001 0100	1	0001 1100	1	
101	+	1011 0111 1100 1011 1110 0101	1	1000 1110	0	
110	0	1111 0010	1	1100 0111	0	
111	+	0100 1001 0 0011 1011 0001 1101	1	1110 0011	1	


$$X = 11101001 \underset{SM}{=} \boxed{10010111}_{C_2}$$

$$Y = 11001001 \underset{SM}{=} \boxed{10110111}_{C_2}$$

$$M = 10110111 \Rightarrow -M = 01001001$$

LAB 2

- Circuite combinatoriale vs. secerntiale




- Circuit secerntial

Latch: activ pe palier

Flip flop: activ pe front.

- Exemplu f.f.: Dff



- stare curentă: Qs (cea stabilită), care menține semnalul pt. măcar un clock
- stare următoare: D


- Sequential: always @ (posedge clk, posedge rst)

begin

reg (= next);


end

- Arhitectură cu




1.1. Introduction


→ Algoritmul lui Booth modificat




⇒ RCA pt. Parallel Adder



- Q_p este 1 dacă $Q_0 = 0$
 - M_p este 1 dacă $M = 0$
- toate procesele alea la
Sa evitam inmultirea cu 0



Se poate implementa **III** sau **II**, **II** e mai eficient




1.2. Speeding up : higher radix

Radix - 4 step i with weight 2^i

b_{i+1}	b_i	b_{i-1}	0^*
0	0	0	0
0	0	1	+A
0	1	0	+A
0	1	1	+2A
1	0	0	-2A
1	0	1	-A
1	1	0	-A
1	1	1	0

$$\begin{aligned}
 A \times 0 \times 2^i + A \times 0 \times 2^{i+1} &= 0 \times 1 \times 2^i \\
 + A \times 2^i + 0 \times A \times 2^{i+1} &= +A \times 2^i \\
 - A \times 2^i + A \times 2^{i+1} &= A \times 2^i \\
 0 + A \times 2^{i+1} &= +2A \times 2^i \\
 0 + A \times 2^{i+1} &= -2A \times 2^i \\
 + A \times 2^i - A \times 2^{i+1} &= -A \times 2^i \\
 - A \times 2^i + 0 &= -A \times 2^i
 \end{aligned}$$

• Păță salvă clocki, trebuie să putem face shiftari duble =>
=> A pe 9 biți.



LAB 2

$$\heartsuit M = 13 = 0 \ 1101_{\text{SM}}$$

$$\heartsuit Q_1 = 4 = 0 \ 111_{\text{SM}}$$

Sorin să facem înmulțirea în Radix-2 pe Booth
modificat

$$\textcircled{1} M = -11 = 11011_{\text{SM}} = 10101_{C_2} \quad ; \quad -M = 01011$$

$$\textcircled{2} N = 5 = 00101_{\text{SM}} = 00101_{C_2}$$


COUNT	OVR	A	$A[5]$	Q	F	M
000	-	00000	0	00101	0	10101
		$\begin{array}{r} 10101 \\ +10101 \\ \hline 11010 \end{array}$		1	00010	0
001	-	11101	0	10001	0	
010	1	$\begin{array}{r} +10101 \\ 10010 \\ \hline 11001 \end{array}$	0	01000	0	
011	-	11100	1	00100	0	
100	-	11110	0	10010		



$$1111001001 = 1000110111 = 1+2+4+16+32 = \\ = 3+20+32 = 55$$

CURS 3

12.03.2019

1, 2. Radix 8 Speedup





• Sinteză cu Sequence Counter a ordinogrammei de mai sus

○ Exemplu:

$$X = -104_2 = 1110\ 1011_{SM} = 1\ 001\ 0101_{C_2}$$

$$Y = +92_2 = 1101\ 1100_{SM} = 1010\ 0100_{C_2}$$

$$P = -104 \times$$

$$\begin{array}{r} -92 \\ -214 \\ \hline 963 \\ \hline 9844 \end{array}$$


$$\begin{aligned} M &= 1\ 1001\ 0101 \quad (M pe 9 biti) \\ -M &= 00110\ 1011 \\ 2M &= 10010\ 1010 \\ -2M &= 01101\ 0100 \end{aligned}$$

COUNT	A	Q	$Q[-1]$	M
00	$\begin{array}{r} 00000000 \\ 0000\ 0000 \end{array}$	$\begin{array}{r} 1010\ 0100 \\ 0010\ 1001 \end{array}$	$\begin{array}{r} 0 \\ 0 \end{array}$	$\begin{array}{r} 1001\ 0101 \\ \leftarrow \text{Shiftare dubla} \end{array}$
01	$\begin{array}{r} +110010101 \\ \hline 110010101 \\ 111100101 \end{array}$	0100 1010	0	+M
10	$\begin{array}{r} +011010110 \\ \hline 010111011 \\ 000101110 \end{array}$	11010010	1	-2M
11	$\begin{array}{r} +001101011 \\ \hline 010011001 \\ 000100110 \end{array}$	01110100		-M

$$P = 001\ 0011\ 0011\ 110100 \quad C_2 = 5M = +9844$$

\uparrow Nr. pozitie

Shiftarea aritmetică:



1.3. Radice-8 Speedup

$Q[2]$	$Q[1]$	$Q[0]$	$Q[-1]$	O_F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	2
0	1	0	0	2
0	1	0	1	3
0	1	1	0	3
1	0	0	0	$\frac{7}{3}$
1	0	0	1	$\frac{5}{3}$
1	0	1	0	$\frac{5}{2}$
1	1	0	0	$\frac{1}{2}$
1	1	1	0	$\frac{1}{1}$
1	1	1	1	0

$$\begin{aligned}
 & \rightarrow +M \cdot 2^i \\
 & \rightarrow -M \cdot 2^{i+1} + M \cdot 2^{i+1} = M \cdot 2^i \\
 & \rightarrow +M \cdot 2^{i+1} = 2M \cdot 2^i \\
 & \rightarrow -M \cdot 2^{i+2} + M \cdot 2^{i+2} = 2M \cdot 2^i \\
 & \rightarrow +M \cdot 2^i - M \cdot 2^{i+1} + M \cdot 2^{i+2} = 3M \cdot 2^i
 \end{aligned}$$

- Exemplu: Q^A este pe 10 băti. În exemplul anterior a să analizăm grupele: $1 \leftarrow 1 0 1 0 0 1 0 0 0$

CNT	A	$Q[8]$	$Q[7]$	$Q[6]$	$Q[5]$	M
00	00 0000 0000	1	1010	0100	0	10010101
+ 01	1010 1100					-4M
01	1010 1100					
00	0011 0101	1	0011	0100	1	
01	+ 01 0100 0001					-3M
01	0111 0110					
00	00010 1110	1	1010	0110	1	
10	+ 00 0110 1011					-M
10	001001 1001					
00	00010011	0	0111	0100	1	

Counter-ul merge pînă la nr. de grupe în care împărțim Q -ul.

Extindem M pe 10 biti:

$$M = 1110010101$$

$$-M = 0001101011$$

$$2M = 1100101010$$

$$-2M = 0011010110$$

$$3M = 1010111111$$

$$-3M = 0101000001$$

$$4M = 1001010100$$

$$-4M = 0110101100$$

1.4. Division Algorithms

$$\begin{array}{r} \overline{5741 : 135} = 42 \\ \hline 5740 \\ -340 \\ \hline 2340 \\ -135 \\ \hline 101 \end{array} \quad (= \text{Dividend} = \text{Divisor} * \text{Quotient} + \text{Remainder})$$

$5741 = 1011010001011$

1.4.1. Restoring Division (intregi fără semn)

COUNT	A	Q	M
000	00101101	00010110	10000111
	-10000111		
	10100110	00010110	
	-10000111		
	00101101		
	010		

← shiftare la stanga

CURS 4

1.4.1. Restoring Division

$$\begin{array}{r} 5741 \\ \hline 101 \end{array} \quad | \quad \begin{array}{r} 135 \\ 42 \end{array}$$

semnul reziduurii

nr. 5741

COUNT	S	A	Q	M
000	0	<u>00101101</u>	<u>00010110</u>	<u>10000111</u>
	-	<u>10000111</u>		
1	<u>1</u>	<u>10100110</u>	<u>00010110</u>	
	+	<u>10000111</u>		
0		<u>00101101</u>		
0		<u>01011010</u>	<u>00101100</u>	
				← restaurare ← shiftare la stanga
001	-	<u>10000111</u>		
1	<u>1</u>	<u>11010011</u>	<u>00101100</u>	
	+	<u>10000111</u>		
0		<u>01011010</u>		
0		<u>10110100</u>	<u>01011000</u>	
				ex: Quotient = 22 ₁₀
010	-	<u>10000111</u>		
0	<u>0</u>	<u>00101101</u>	<u>01011001</u>	
	+	<u>10000111</u>		
0		<u>01011010</u>	<u>10110010</u>	
011	-	<u>10000111</u>		
1	<u>1</u>	<u>11010011</u>	<u>10110010</u>	
	+	<u>10000111</u>		
0		<u>01011010</u>		
0		<u>10110101</u>	<u>01100100</u>	
100	-	<u>10000111</u>		
0	<u>0</u>	<u>00101110</u>	<u>01100101</u>	
	+	<u>10000111</u>		
0		<u>01011100</u>	<u>11001010</u>	
				↳ Remainder = 6 ₁₀
101	-	<u>10000111</u>		
1	<u>1</u>	<u>11010101</u>	<u>11001010</u>	
	+	<u>10000111</u>		
0		<u>01011100</u>		
0		<u>10111001</u>	<u>10010100</u>	
				Divizor → m-bit
110	-	<u>10000111</u>		
0	<u>0</u>	<u>00110010</u>	<u>10010101</u>	
	+	<u>10000111</u>		
0		<u>01100101</u>	<u>00101010</u>	
				Quotient → m-bit
111	-	<u>10000111</u>		
1	<u>1</u>	<u>11011110</u>	<u>00101010</u>	
	+	<u>10000111</u>		
0		<u>01100101</u>		
				Remainder → m-bit
				Dividend → (2m - 1) bit
				Remainder = (101) ₁₀ => 13 op. aritmetice

1.4.2. Non-Restoring Division

$$r_{i+1}' = r_{i+1} - M$$

L'restul L'cel care trebuia
partial sa dea



$$r_i' = 2r_{i+1}' = 2(r_{i+1} - M)$$

L'shiftare

Dacă $q_i = 0 \Rightarrow M$ nu intră în A $\Rightarrow r_i = 2r_{i+1} - M = r_i' + M$

$q_i = 1 \Rightarrow M$ intră în A $\Rightarrow r_i = 2(r_{i+1} - M) - M = r_i' - M$

COUNT	S	A	Q	M
000	-	00101101	00010110	10000111
		<u>10000111</u>		
	①	10100110	00010110	
		<u>10100110</u>		
		101001100	00101100	
001	+	10000111		
	①	11010011	00101100	
		<u>110100110</u>		
010	+	10000111		
	②	00101101	01011001	
		<u>001011010</u>		
		01011010	10110010	
011	-	10000111		
	③	11010011	10110010	
		<u>110100110</u>		
		10100111	01100100	
100	+	10000111		
	④	00101110	01100101	
		<u>001011100</u>		
		01011100	11001010	
101	-	10000111		
	1	1101		
110	+	10000111		
	⑤	00110010	00101010	
		<u>001100101</u>		
		01100101	00101010	
111	-	10000111		
	⑥	11011110	00101010	
		<u>110111100</u>		
		10111100	00101010	
PC	+	10000111		
	0	<u>01100101</u>		
		01100101	Quotient = (42) ₁₀	
			Reminder = (101) ₁₀	
	↳	pas de corecție pt că ultimul S=1.		
			→ 9 op. aritmétice	



1.4.3. Algoritmul S.R.T.

Reprezentare pentru:

- radix 4: $\{\bar{2}, \bar{1}, 0, 1, 2\}$
- radix 8: $\{\bar{4}, \bar{3}, \bar{2}, \bar{1}, 0, 1, 2, 3, 4\}$
- radix 16: $\{\bar{8}, \bar{7}, \bar{6}, \dots, 6, \bar{4}, \bar{8}\}$
- radix 2: $\{\bar{1}, 0, 1\}$

$$10\bar{1}0\bar{1} = -1 \cdot 2^0 + 0 \cdot 2^1 - 1 \cdot 2^2 + 0 \cdot 2^3 + 1 \cdot 2^4 = 11$$


Codificare: $1 \rightarrow ! ; 0 \rightarrow \circ ; \bar{1} \rightarrow \overset{\circ}{1} \Rightarrow$

$$\Rightarrow \begin{array}{r} 10000 \\ 00101 \\ \hline 01011 \end{array} = (11)_{10}$$

$$r_{i+1} \leftarrow 2r_i - q_i \cdot B$$

$$q_i \in \{\bar{1}, 0, 1\}$$

$$|r_i| < B$$



Aici: $\begin{cases} A \rightarrow P \\ Q_0 \rightarrow A \\ M \rightarrow B \end{cases}$

$$r_i = 0 \Rightarrow r_{i+1} = 2B - B = B \quad q_i = 1$$

$$r_i = 2r_i - B = 0 \Rightarrow \\ \Rightarrow r_i = \frac{B}{2}$$

$$r_{i+1} = -B = 2r_i - B \Rightarrow \\ \Rightarrow r_i = 0$$


$$q_i = -1 :$$

$$M_{i+1} = B \Rightarrow M_i = 0$$

$$M_{i+1} = 0 \Rightarrow M_i = -B/2$$

$$M_{i+1} = -B \Rightarrow M_i = -B$$

Algoritmul lui SRT: (radix 2) 2^k Divident 2^k Divisor



If B has k leading 0's, shift P.A.B to positions left

2. For $i=0$ to $m-1$

If top 3 bits of register P are equal then $g_i = 0$; Shift P.A left

If top 3 bits of P are not equal and $P > 0$ then :

$g_i = 1$; Subtract B from P ; Shift P.A left

If top 3 bits of P are not equal and $P < 0$ then :

$g_i = -1$; Add B to P ; Shift P.A left

3. If $P < 0$ Add B to P ; Subtract 1 from A

4. Shift P right k positions

Algoritmul lui SRT: (radix 2) 2^k Divident 2^k Divisor



1. If B has k leading 0's, shift P.A.B to positions left
2. For $i=0$ to $m-1$

If top 3 bits of register P are equal then $q_i = 0$; Shift P.A left

If top 3 bits of P are not equal and $P > 0$ then :

$q_i = 1$; Subtract B from P ; Shift P.A left

If top 3 bits of P are not equal and $P < 0$ then :

$q_i = -1$; Add B to P ; Shift P.A left

3. If $P < 0$ Add B to P ; Subtract 1 from A

4. Shift P right k positions

CURS 5

26.03.2019

Exemplu S.R.T

$$229 : 12 = 19 \quad n=1$$

	COUNT	P	A	B
1	000	0000000000	11100101	00001100
2	001	0000111001010000	11000000	11000000
3	010	0001110010100000	00000000	00000000
4	011	0001110010100000	00010001	-
5	100	0001001010000000	0001001010000000	0001001010000000
6	101	0001001010000000	0001001010000000	0001001010000000
7	110	0001001010000000	0001001010000000	0001001010000000
8	111	0001001010000000	0001001010000000	0001001010000000

Shiftare la dreapta cu 1 pozitie

Remainder = 0

$q_1 = 0$

$q_2 = 0$

$q_3 = 1$

$q_4 = 0$

$q_5 = 1$


$q_6 = 0$

$q_7 = 1$

$q_8 = -1$

\rightarrow 1 numarate fi
relatuit in calc,
deci folosim
codificarea:

Quotient = 19 (10)



r_{i+1} = next partial

$$r_{i+1} = 2r_i - q_i \cdot 3; q_i \in \{-1, 0, 1\}$$

p.t. $q_i = 1$ luăm negativă pt $r_i \in [\frac{B}{2}, B]$

dar pt $r_i \in [0, \frac{B}{2}]$ e mai ok $q_i = 0$


cea mai favorabilă situație pt. că nu trebuie să faci nimic

Exemplu S.R.T.:


COUNT	P	A	B
000	000000000000	11101001	0000(1)001
	<u>0000011110</u>	<u>10010000</u>	<u>10010000</u>
	<u>$q_0=0$</u>		
	0000111101	00100000	
001	<u>$q_1=0$</u>		
	0001111010	01000000	
	<u>$q_2=0$</u>		
010	<u>$q_3=0$</u>		
	0011101000	10000000	
011	<u>$q_4=1$</u>		
	011101001	00000001	
	-10010000		
	001011001		
100	<u>$q_5=1$</u>		
	010110010	00000001	
	-10010000		
	000100010		
101	<u>$q_6=0$</u>		
	001000100	00000010	
110	<u>$q_7=1$</u>		
	010001000	00000101	
	-10010000		
	111111000		
	<u>$q_8=0$</u>		
111	111110000	00011010	
	(pt. că)		
	+10010000	00011001	
	0100000000		
1	(4 pasi)		
		Quotient = 25 ₍₁₀₎	
Shift	000001000		
		Remainder = 8 ₍₁₀₎	

CURS 5 (continuare)

1.4.4. Hardware implementation for radix-2 SRT



// CNT 2 trebuie să fie un register capabil și de incrementare și de decrementare



1.5 Radice-4 S.R.T.

$$g_i \in \{2, 1, 0, 1, 2\}$$

$$r_{i+1} = 4r_i - g_i \cdot B$$

$$\circ |r_i| < B \Rightarrow |r_{i+1}| < B$$

└ insufficient

$$\text{Pp. } r_i = B \Rightarrow r_{i+1} = 4B - g_i \cdot B = 4B - 2B = 2B \quad (\times)$$

$$\circ |r_i| < \frac{2}{3}B \Rightarrow |r_{i+1}| < \frac{2}{3}B$$


$$\text{Pp. că } r_i = \frac{2}{3}B \Rightarrow r_{i+1} = \frac{8}{3}B - \frac{6}{3}B = \frac{2}{3}B \quad (\checkmark)$$

1.6. Radix-4 S.R.T

$$q_i \in [2, 1, 0, 1, 2]$$

$$r_{i+1} = 4 \cdot r_i - q_i \cdot B$$

$|r_i| < B \Rightarrow$ nu rezulta ca $|r_{i+1}| < B \Rightarrow$
 \Rightarrow Trb. sa timem mereu $|r_i| < \frac{2}{3} B$



$$q_i = 2 \Rightarrow r_{i+1} = 4r_i - 2B \quad (\text{red})$$

$$q_i = 1 \Rightarrow r_{i+1} = 4r_i - B \quad (\text{orange})$$

$$q_i = 0 \Rightarrow r_{i+1} = 4r_i \quad (\text{black})$$

$$q_i = -1 \Rightarrow r_{i+1} = 4r_i + B \quad (\text{yellow})$$

$$q_i = 2 \Rightarrow r_{i+1} = 4r_i + 2B \quad (\text{blue})$$

④ Codare radix 4:

$$0 \rightarrow \begin{smallmatrix} 0 \\ 0 \end{smallmatrix} \quad 1 \rightarrow \begin{smallmatrix} 0 \\ 1 \end{smallmatrix} \quad 2 \rightarrow \begin{smallmatrix} 1 \\ 0 \end{smallmatrix}$$

$$3 \rightarrow \begin{smallmatrix} 0 \\ 1 \end{smallmatrix} \quad 4 \rightarrow \begin{smallmatrix} 1 \\ 0 \end{smallmatrix}$$

⑤ Exemplu în radix 4:

$$229 : 12 = 19 \quad r = 1$$

→ ne uităm la primii 4 biti ai lui P

COUNT	P	A	B
000	0 0 0 0 0 0 0 0 0	1 1 1 0 0 1 0 1	0 0 0 0 0 1 1 0 0
+1 =	0 0 0 0 0 1 1 1 0 0 1 0 1 0 0 0 0	(1) 1 0 0 0 0 0 0 0	
	↳ me afluam in [-4, 3] $\Rightarrow q_i = 0$		↳ după articol me ghidam in tabel (6) - dublu shift
+7 =	0 0 0 0 1 1 1 0 0 1 0 1 0 0 0 0	(2)	
01	↳ [3, 2] $\Rightarrow q_i = 1$		
	0 1 1 1 0 0 1 0 1 0 0 0 0 0 1		ebre care
	- 1 1 0 0 0 0 0 0 0		trb codificate
+4 =	0 0 0 1 0 0 1 0 1		dupa codurile
10	↳ [3, 9] $\Rightarrow q_i = 1$		de mai sus
	0 1 0 0 1 0 1 0 0 0 0 0 0 1		
	- 1 1 0 0 0 0 0 0 0		
nr. în C ₂ \rightarrow	-6 = 1 1 1 0 1 0 1 0 0		
11	↳ [-10, -4] $\Rightarrow q_i = -1$		
	1 0 1 0 1 0 0 0 0 0 0 1 1 1 1		
	+ 1 1 0 0 0 0 0 0 0		
	0 0 0 0 1 0 0 0 0 0 0 1 Quotient		
Shift	0 0 0 0 0 0 0 0 0 1 0 4 ³ + 1 · 4 ² + 1 · 4 ¹ - 1 · 4 ⁰ = 16 + 4 - 1 = (19) ₁₀		
	0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 1 1		
	Remainder = (1) ₁₀ 0 0 0 1 0 1 0 0 1 0 0 0 0 0 0 1 0 0 1 1 = (19) ₁₀		

○ Exemplu SRT radix 4:

$$238 : 10 = 23 \quad r=8$$

$$B = 010100000$$

$$23 = 101000000$$

COUNT	P	A	B
00	0000000000	11101110	000001010
+1 =	<u>000000111011100000</u>	<u>111011100000</u>	<u>10100000</u>
	$\hookrightarrow [4,3] \Rightarrow g_i=0$		$b=10$
+2 =	<u>0001110111000000</u>		
01	$\hookrightarrow [3,9] \Rightarrow g_i=1$	<u>0111011100000001</u>	
		<u>-10100000</u>	
+9 =	<u>001001110</u>		
10	$\hookrightarrow [8,14] \Rightarrow g_i=2$	<u>100111000000010</u>	
		<u>-10100000</u>	
	<u>= 111111000</u>		
	$\hookrightarrow g_i=0$		
	<u>1111000000000100</u>		
	\hookrightarrow CORR + <u>10100000</u>		
	<u>010000000000</u>		
Shift	<u>0000010000</u>		

Remainder = $(8)_{10}$ ← de la corecție

$$\text{Quotient} : 2 \cdot 4^1 + 1 \cdot 4^2 - 1 = 8 + 16 - 1 = (23)_{10}$$

sau :

<u>0001011000</u>	-
<u>0000000001</u>	← de la corecție (la ultima cifră)

$$00010111 = (23)_{10} \quad \text{se adaugă } \frac{00}{01} = -1$$


Cap II. Performance in computer systems

1. Performance is hard to assess in computer systems
2. Producers tend to present their product in the best possible light
3. Design decisions are based on performance assessments

A computer system with 1 processor:

A. we replace the processor with a faster one

B. we add more processors to our computer system



$$CPU_{time} = \text{No of clock cycles per program} \times \text{clock cycle time} =$$

$$= \text{Instructions count} \times \text{Clock cycles per instruction} \times \text{clock cycle time}$$

- $CPU_{time} = IC \times CPI \times \text{Clock cycle time}$ CCT
- $CPI = \sum_{i=1}^n \frac{IC_i}{IC} \times CPI_i$; unde IC_i - no. of instructions in class i; CPI_i - CPI of class i.

• Performance of X = $\frac{1}{\text{Execution time } X}$

• Computer A is n times faster than computer B \Rightarrow

$$\Rightarrow n = \frac{\text{Performance A}}{\text{Performance B}} = \frac{\text{Execution time B}}{\text{Execution time A}}$$

• Example: Pe că avem 2 implementări ale acelasi

architectură. Computer A: CCT = 250 ps și CPI = 2,0 / același

Computer B: CCT = 500 ps și CPI = 1,2 / program (VB)

Care comp. e mai rapidă și cu cat?

$$CPU_{time A} = IC \times 2,0 \times 250 = IC \times 500 \text{ ps}$$

$$CPU_{time B} = IC \times 1,2 \times 500 = IC \times 600 \text{ ps}$$

\Rightarrow Comp. A is $\frac{IC \times 600}{IC \times 500} = 1,2$ times faster than comp. B.

CURS 7

9.04.2019

2.1 Performance Equation

$CPU_{time} = \text{Instruction Count} \times \text{Clock cycles per instruction} *$

Clock cycle time

= $IC \times CPI \times \text{Clock cycle time}$

• Example: Fie 2 segmente de cod pl. care:

CPI for each instruction class			
	A	B	C
CPI	1	2	3

$$\circ \text{CPU}_{\text{time}} = IC \times CPI \times \text{Clock cycle time}$$

↳ CCT

$$\circ CPI^o = \sum_{i=1}^n \frac{IC_i}{IC} \times CPI_i^o; \quad \text{unde } IC_i - \text{no. of instructions in class i.}$$

$CPI_i^o - CPI_i^o \text{ of class i.}$

$$\circ \text{Performance of X} = \frac{1}{\text{Execution time X}}$$

\circ Computer A is n times faster than computer B \Rightarrow

$$\Rightarrow n = \frac{\text{Performance A}}{\text{Performance B}} = \frac{\text{Execution time B}}{\text{Execution time A}}$$

\circ Example: Pe care ar fi avut loc o implementare a unei arhitecturi.

Computer A: CCT = 250 ps și CPI = 2,0 | acelasi program

Computer B: CCT = 500 ps și CPI = 1,2 | program (alt)

Care comp. e mai rapid în ceea ce urmărește?

$$\text{CPU}_{\text{time A}} = IC \times 2,0 \times 250 = IC \times 500 \text{ ps}$$

||

$$\text{CPU}_{\text{time B}} = IC \times 1,2 \times 500 = IC \times 600 \text{ ps}$$

\Rightarrow Comp. A este $\frac{IC \times 600}{IC \times 500} = 1,2$ times faster than comp. B.

CURS 7

9.04.2019

2.1 Performance Equation

$$\text{CPU}_{\text{time}} = \text{Instruction Count} \times \text{Clock cycles per instruction} \times$$

Clock cycle time

$$= IC \times CPI \times CCT$$

\circ Example: În 2 segmente de cod pl. care:

	CPI for each instruction class		
	A	B	C
CPI	1	2	3

Code Sequence	Instruction Counts for each instruction class		
	A	B	C
1	2	1	2
2	4	1	1

$$\text{CPU time}_1 = \frac{\text{YC}_1 \times \text{CPI}_1 \times \text{Clock cycle time}}{\text{CPI}^0_1} \times \text{CCT} = \frac{5}{5} \times \frac{2 \times 1 + 1 \times 2 + 2 \times 3}{5} \times \text{CCT}$$

$$= 10 \text{ clock cycles} \times \text{CCT}$$

$$\text{CPU time}_2 = \frac{\text{YC}_2 \times \text{CPI}_2 \times \text{CCT}}{\text{CPI}^0_2} = \frac{6}{6} \times \frac{4 \times 1 + 1 \times 2 + 1 \times 3}{6} \times \text{CCT} =$$

$$= 9 \text{ clock cycles} \times \text{CCT}$$

Performance \leftarrow compilatorul mai bun

$$\frac{\text{Performance}_1}{\text{Performance}_2} = \frac{\text{CPU time}_1}{\text{CPU time}_2} = \frac{10}{9} \approx 1,1$$

Example: Fie un compilator vecchi (CV) și unul nou (CN)

$$\text{CV : CPU time}_{\text{CV}} = \text{YC}_{\text{old}} \times \text{CPI}_{\text{old}} \times \text{CCT}$$

$$\text{CN : CPU time}_{\text{CN}} = \text{YC}_{\text{new}} \times \text{CPI}_{\text{new}} \times \text{CCT}$$

$$\text{YC}_{\text{new}} = 0,6 \times \text{YC}_{\text{old}}$$

$$\text{CPI}_{\text{new}} = 1,1 \times \text{CPI}_{\text{old}}$$

$$\text{CPU time}_{\text{CV}} = 15 \text{ sec}$$

p CCT nu se schimbă pt.
că se reu-
liza pe acelă PC

$$\text{Deci } \text{CPU time}_{\text{CN}} = 0,6 \times \text{YC}_{\text{old}} \times 1,1 \times \text{CPI}_{\text{old}} \times \text{CCT} = \text{CPU time}_{\text{CV}} \times 0,6 \times 1,1$$

$$= 15 \times 0,6 \times 1,1 = 9,9 \text{ sec}$$

floating point operations

- Example:
- Frequency of FP op = 25%
 - Average CPI of FP op = 4,0
 - Avg. CPI of (+) other op = 1,33
 - Frequency of FPSQR = 2%
 - CPI of FPSQR = 20.

- Two options:
- to decrease CPI of FFSQR to 2
 - to decrease the avg. CPI of all FP op. to ~0,25

Which option is the best? (CPU_{time1} vs. CPU_{time2})
 $\rightarrow CPI_1$ vs. CPI_2)

45%

$$CPI_{original} = 0,25 \times 4,0 + 0,45 \times 1,33 \stackrel{<}{\approx} 2 \text{ clock cycles (c.c.)}$$

$$CPI_1 = CPI_{original} - 2\% \times (20-2) = 2 - 0,02 \times 18 \approx 1,64 \text{ c.c.}$$

$$CPI_2 = 0,25 \times 2,5 + 0,45 \times 1,33 \approx 1,625 \text{ c.c.}$$

\Rightarrow Second option is better.

② Example:

CPU_A

CM_P R₁, R₂

BECQ FOO

:

FOO: ADD R₆, R₅, R₆

:

$$CPU_{timeA} = CCT_A \times YCA \times CPI_A$$

$$CPI_A = 20\% \times 2 + 80\% \times 1 \approx 1,2 \text{ c.c.}$$

$\left. \begin{array}{l} \text{--- 2. c.c.} \\ \text{pt. branchuri} \\ \text{condiționate} \end{array} \right\} \Rightarrow$

$$\Rightarrow CPU_{timeA} = \cancel{1,2} \times YCA \times CCT_A \approx 1$$

$$CPU_{timeB} = \underbrace{0,8 \times YCA}_{YCB} \times \underbrace{CPI_B \times 1,25}_{CCT_B} \times CCT_A$$

\hookrightarrow 80% pt. că au dispărut cele 20% de la instr. de comparare

$$CPI_B = 0,25 \times 2 + 0,45 \times 1 = 1,25 \text{ c.c.}$$

$$CPU_{timeB} = YCA \times \cancel{1,25} \times \frac{CCT_A}{4}$$

\Rightarrow din se merita optimizarea de optimizare B.

◎ Example :

A

$CPI = 2$ ADD $r_1, r_2, \# \text{mem. loc}$ (memory location)

LDR $r_1, \# \text{mem. loc}$

$CPI = 1$ ADD r_2, r_2, r_1

STR $r_2, \# \text{mem. caddr}_2$

B

$$\text{CPU time}_A = \text{YC}_A \times CPI_A \times CCT_A = \text{YC}_A \times 1,57 \times CCT_A$$

↳ neoptimizat

$$CPI_A = 0,43 \times 1 + 0,57 \times 2 = 1,57 \text{ c.c.}$$

↳ 43% dureaza un clock ↳ 57% dureaza 2 clocki

instructiunile care nu se mai execute

$$\text{CPU time}_B = \text{YC}_A \underbrace{(1 - 0,43 \times 0,25)}_{\substack{\text{YC}_B \\ \text{instructiuni ce rămân să se execute pt. 1 c.c.}}} \times CPI_B \times CCT_A$$

↳ care nu se schimbă

loadurile

$$CPI_B = \frac{(0,43 \times 0,43) \times 1 + (0,25 \times 0,43) \times 2 + (0,21 - 0,25 \times 0,43) \times 2}{1 - 0,43 \times 0,5} +$$

store-wait branchuri \rightarrow nr. nou de instructiuni

$$+ \frac{(0,12 \times 2) + (0,24 \times 3)}{1 - 0,43 \times 0,5} \approx 1,4$$

Deci $\text{CPU time}_B = \text{YC}_A \times 1,4 \times CCT_A$

2.2 Real-world benchmarks

MOR DE PICTI SEALA KK

" "

" "

KK,

nu bumb facultal!

"

" "

KK

buc KK

" "

KK

KK

" "

PAPA pic ! " "

A. Synthetic benchmarks

B. Toy programs

C. Kernels

D. Real programs mix

SPEC (Standard Performance Evaluation Corporation)

— Benchmark suites

$$\text{SPEC}_A = \sqrt[n]{\prod_{i=1}^n \text{SPEC}_{Ai}}$$

} — SPEC matrix

under SPEC_{Ai} = execution time on machine A of
program i from the SPEC Benchmark Suite

$$\frac{\text{SPEC reference}}{\text{SPEC}_A} = \frac{\sqrt[n]{\prod_{i=1}^n \text{SPEC reference}_i}}{\sqrt[n]{\prod_{i=1}^n \text{SPEC}_{Ai}}} = \sqrt[n]{\prod_{i=1}^n \frac{\text{SPEC reference}_i}{\text{SPEC}_{Ai}}}$$

$$\frac{\text{SPEC relative}}{\text{SPEC reference}} = \frac{\text{Performance}_A}{\text{Performance}_\text{reference}} = \text{SPEC Ratio}_A$$

$$\frac{\text{Performance}_A}{\text{Performance}_B} = \frac{\text{SPEC Ratio}_A}{\text{SPEC Ratio}_B} = \frac{\sqrt[n]{\prod_{i=1}^n \text{SPEC}_B_i}}{\sqrt[n]{\prod_{i=1}^n \text{SPEC}_A_i}}$$

CNT	DVR	A	Q[8]	Q	F	M
000		000000000	1	1011110(11)	0	11011011
		+ 00100101				00100101 = M
		000100101				
		000100101		1101110(11)		
001		000010010	0	1110111(101)		
010		+ 00100101				
		000101110				
		000001110	0	011101(111)		
011		000010111	1	001110111		
100		000001011	1	100111011		
101		000000101	1	110011101		
110		+ 00100101				
		00100111				
		000100111	1	111001(111)		
111		000010011	1	111100111	P	

CURS 8

16.05.2019

2.3. Other metrics

➤ MIPS - Million Instructions Per Second

$$\text{MIPS} = \frac{\text{Instruction Count}}{\text{Execution Time} \times 10^6} = \frac{IC}{CPU \text{ time}} = \frac{YC}{YC \times CPI \times CCT \times 10^6} = \frac{\text{Clock frequency}}{CPI \times 10^6}$$

10^0	10^3	10^6	10^9	10^{12}	10^{15}	10^{18}	10^{21}	10^{24}
kilo	mega	giga	tera	peta	exa	zetta	yotta	

10^{-24} 10^{-21} 10^{-18} 10^{-15} 10^{-12} 10^{-9} 10^{-6} 10^{-3}
 yotta zepto atto femto pico nano micro mili

10^0

② Example :

$$\text{Clock frequency} = \text{Clock rate} = \frac{1}{20 \text{ ms}} = \frac{1}{20 \cdot 10^{-3}} = 50 \text{ MHz}$$

$$\text{MIPS}_{\text{original}} = \frac{50 \cdot 10^6}{\text{CPI}_{\text{original}} \cdot 10^6} = \frac{50}{\text{CPI}_{\text{original}}} = \frac{50}{1,57} = 31,85$$

$$\text{CPI}_{\text{original}} = 0,43 \cdot 1 + 0,57 \cdot 2 = 1,57$$

$$\text{CPU}_{\text{time original}} = \text{YC}_{\text{original}} \cdot 1,57 \times 20 \text{ ms} = \text{YC}_{\text{original}} \times 31,4 \text{ ms}$$

$$\text{MIPS}_{\text{optimized}} = \frac{50}{\text{CPI}_{\text{optimized}}} = \frac{50}{1,43} = 35,0$$

50% = 0,5 (load 50% dim ALU)

$$\text{CPI}_{\text{optimized}} = \frac{(0,43 \cdot \frac{50}{100}) \cdot 1 + 0,57 \cdot 2}{1 - 0,43 \cdot 0,5} = 1,73$$

$$\begin{aligned} \text{CPU}_{\text{time optimized}} &= \text{YC}_{\text{original}} \times (1 - 0,43 \cdot 0,5) \times \text{CPI}_{\text{optimized}} \times 20 \text{ ms} \\ &= \text{YC}_{\text{original}} \times 0,785 \times 1,73 \times 20 \text{ ms} = \\ &\quad \underbrace{1,355}_{\text{}} \\ &= \text{YC}_{\text{original}} \times 27,1 \text{ ms} \end{aligned}$$

Concluzie : Urmări MIPS variază invers proporțional cu CPU_{time}

➤ MFLOPS - Million Floating Point Operations Per Second

➤ GFLOPS - Giga Floating Point Operations Per Second

$$GFLOPS = \frac{\text{Instruction Count FP}}{\text{CPU}_{\text{time}} \times 10^9}$$

$$\text{Relative MIPS}_x = \frac{\text{Execution time}_{\text{reference}}}{\text{Execution time}_x} \times \text{MIPS}_{\text{reference}}$$

VAX 11/780 → 1 MIPS Machine

$$\text{Normalised GFLOPS} = \frac{\text{Normalised YC}_{\text{FP}}}{\text{CPU}_{\text{time}} \times 10^9}$$


Livermore Loops:

Native FP Operation	Normalized FP Operations	
$+, -, *, \text{COMP}$	1	A
$\text{DIVIDE}, \text{SORT}$	4	
$\text{EXP}, \text{SIN}, \dots$	8	

2.4. Quantitative Principles of Computer Design

- ① Use parallelism when possible:

- ↳ task-level parallelism
- ↳ data-level parallelism
- ↳ logical-level parallelism (CLA)
- ↳ instruction-level pipeline




Time

pipeline

S1, S2, S3, S4

- ↳ system-level parallelism


Flynn's Taxonomy



MIMD → NoC (Network On Chip)


2. Locality principle

Rule of thumb: 90% of the time the computer uses 10% of the instructions



3. Always optimise the common case:

Amdahl's Law:



Vehicle for 2nd part of the trip	Time for 2nd part	Speedup 2nd part	Total time	Overall Speedup
Feet	50	1	70	1
Bike	20	2,5	40	1.45
Logan	4	12,5	24	2.2
Ferrari	1,6	30	21,6	3.23
Rocket car	1	50	21	$\frac{40}{21} = 3.33$

$$\text{Speedup}_{\text{Overall}} = \frac{\text{Time unoptimized}}{\text{Time optimised}} = \frac{\text{Time unopt.}}{\text{Time unopt.} \cdot (1 - \text{Fractional optimisation}) + \text{Fractional optimisation}}$$

$$\Rightarrow \text{Speedup overall} = \frac{1}{(1 - \frac{\text{Fraction optimised}}{\text{Optimised}}) + \frac{\text{Fraction optimised}}{\text{Speedup}}}$$

In the example:


$$\text{Fraction optimised} = \frac{200}{280} - \frac{20}{18} = \frac{5}{4}$$

$$\text{Speedup} = 50$$


$$\text{Speedup overall} = \frac{1}{\frac{2}{4} + \frac{6}{4.50}} = \frac{1}{\frac{50}{45}} = (3, 3)$$

Ques Speedup $\rightarrow \infty \rightarrow \text{Speedup overall} = \frac{1}{1 - \text{Fraction Optimised}}$

Cap III Memory hierarchy



3.1 Introduction



- Cache este aproape 10% din Main Memory
- M_1, M_2 - notări conform Patterson și Hennessy
- Cea mai mică unitate de memorie: Byte;
- Word = 2^p bytes, $p \in \mathbb{N}$
ex : $p=2$ Byte
- Word

0	1	2	3
---	---	---	---
- $p=2 \rightarrow$ Word offset : $\begin{cases} 00 \\ 01 \\ 10 \\ 11 \end{cases}$
- Block = 2^n words, pe n -bit offset


3.2 Direct mapping

M_2 : 2^m blocks, i-index ; $i \in \{0, \dots, 2^m - 1\}$

M_1 : 2^n blocks, j-index ; $j \in \{0, \dots, 2^n - 1\}$

$$\boxed{j \equiv i \bmod 2^m}$$

ex : $m=5$; $n=3$




Exemplu 1:

Se consideră o memorie principală cu cărți dimensiunea de 2^{24} byte. Un byte = 1 byte ($p=0$), un bloc = 4 byte. Cum implementăm mapearea directă a adresei specificare având o mem. cache de dimensiune 16 blocks?

La adresa 8192 avem o instrucție care are un cod ipotecic 230, la adr. 4100 codul 2415 și la adr. 12292 codul 140. Unde se mapează în cache?

$$\frac{2^{24} \text{ words}}{4 = 2^2 \text{ words}} = 2^{22} \text{ blocks}$$



Cum arată adresa curântului din problema?

Adresa va fi pe 24 de byte sau biti

($24 \times 1 \text{ byte}$)

→ dim 2²⁴

In general:

Address	Tag	Index	Block offset	Word offset
---------	-----	-------	--------------	-------------

La mai: Word offset are lungimea

mai mică ca 1 word = 1 byte \Rightarrow

$\Rightarrow p=0$.

Cache size = 16 blocks = 2^{10} blocks

1 block = $2^2 \text{ words} = 2^3 \text{ bytes} = 2 \cdot 2^3 = 8 \text{ bits}$

1 block = $2^5 = 32 \text{ bits}$

Deci, la mai:

Address:	23	12 11	2 1	0 ← bitii
	Tag	Index	Block offset	
	<10>	<10>	<2>	

Valid	Flag	Data							
→0	2	230	d	d	d	0	4036	8192	12288
←1	13	2415	d	d	d	4	4100	8136	12232
		120				:	:	:	:
						:	:	:	:
						:	:	:	:
						:	:	:	:
						:	:	:	:
						1	1	1	1
						1	1	1	1
1023						4032	8188	12284	16380

→ aici se va mapa tot blocul de la 8192 (8192 8193 8194 8195)

	Tag	Index	Data Offset
8102	00000000000010	0000000000000000	00
9100	0000000000000000	1000000000000000	100
12292	000000000000011	0000000000000001	00

→ n'a "apprendue" ce sera moins déjà fait au ce de la 12292


Example 2: Intramarty's Fast Math

$$1 \text{ block} = 2^4 \times 2^2 \times 2^3 = 512 \text{ bits}$$

↳ words ↳ bytes/word ↳ bits/byte

$$\text{Data capacity} = 2^8 \times 2^4 \times 2^2 = 2^14 \text{ bytes} = 16 \text{ kbytes}$$

↴ block ↴ words/
 ↴ block ↴ bytes/
 ↴ word



3.3. Set-associative mapping

$M_2(0), M_2(1) \dots M_2(j) \dots M_2(2^{m-1})$
 $M_1(0), M_1(1) \dots M_1(i) \dots M_1(2^{m-1})$, $m < n \} \text{ blocuri din memoria principala}$

k-way set-associative mapping
 $k = 2$

$M_1'(0), M_1'(1), \dots M_1'(i') \dots M_1'(2^{m-k-1})$

Maparea se face: $i' = j \bmod 2^{m-k}$, $m' = m - k$

Example 1: $m_1 = 3$; $n = 5$; $k = 1 \Rightarrow M_2 : 32$ blocuri


$j \rightarrow 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31$



$i' \rightarrow s_0 s_1 s_2 s_3$
 $i' = j \bmod 2^{m-k}$, în cazul nostru
 $i = j \bmod 4$

//Pentru mapam la un set cu 4 blocuri în set

ex: pt. 12: $\rightarrow 011\boxed{00}$ $m-k=2$
 \downarrow Indexul are 2 biti
tag



Example 2: 2^{24} words - main memory (MM)

1 word = 1 B

1 block = 4 words

Așadar: 2^{24} words = $2^{24} B = \underbrace{2^4}_{16} \cdot 2^{20} B = 16 MiB$
 \hookrightarrow mega

Address	M ₂	Block number
0	0	0
4	4	1
8	5	2
12	6	3
16	7	4
4092		1023
4096	-	1024
4100	2715	1025
4104		
4108		
4112		
4116		
4120		
4124		
4128		
4132		
4136		
4140		
4144		
4148		
4152		
4156		
4160		
4164		
4168		
4172		
4176		
4180		
4184		
4188		
4192		
4196		
4200		
4204		
4208		
4212		
4216		
4220		
4224		
4228		
4232		
4236		
4240		
4244		
4248		
4252		
4256		
4260		
4264		
4268		
4272		
4276		
4280		
4284		
4288		
4292		
4296		
4300		
4304		
4308		
4312		
4316		
4320		
4324		
4328		
4332		
4336		
4340		
4344		
4348		
4352		
4356		
4360		
4364		
4368		
4372		
4376		
4380		
4384		
4388		
4392		
4396		
4400		
4404		
4408		
4412		
4416		
4420		
4424		
4428		
4432		
4436		
4440		
4444		
4448		
4452		
4456		
4460		
4464		
4468		
4472		
4476		
4480		
4484		
4488		
4492		
4496		
4500		
4504		
4508		
4512		
4516		
4520		
4524		
4528		
4532		
4536		
4540		
4544		
4548		
4552		
4556		
4560		
4564		
4568		
4572		
4576		
4580		
4584		
4588		
4592		
4596		
4600		
4604		
4608		
4612		
4616		
4620		
4624		
4628		
4632		
4636		
4640		
4644		
4648		
4652		
4656		
4660		
4664		
4668		
4672		
4676		
4680		
4684		
4688		
4692		
4696		
4700		
4704		
4708		
4712		
4716		
4720		
4724		
4728		
4732		
4736		
4740		
4744		
4748		
4752		
4756		
4760		
4764		
4768		
4772		
4776		
4780		
4784		
4788		
4792		
4796		
4800		
4804		
4808		
4812		
4816		
4820		
4824		
4828		
4832		
4836		
4840		
4844		
4848		
4852		
4856		
4860		
4864		
4868		
4872		
4876		
4880		
4884		
4888		
4892		
4896		
4900		
4904		
4908		
4912		
4916		
4920		
4924		
4928		
4932		
4936		
4940		
4944		
4948		
4952		
4956		
4960		
4964		
4968		
4972		
4976		
4980		
4984		
4988		
4992		
4996		
5000		
5004		
5008		
5012		
5016		
5020		
5024		
5028		
5032		
5036		
5040		
5044		
5048		
5052		
5056		
5060		
5064		
5068		
5072		
5076		
5080		
5084		
5088		
5092		
5096		
5100		
5104		
5108		
5112		
5116		
5120		
5124		
5128		
5132		
5136		
5140		
5144		
5148		
5152		
5156		
5160		
5164		
5168		
5172		
5176		
5180		
5184		
5188		
5192		
5196		
5200		
5204		
5208		
5212		
5216		
5220		
5224		
5228		
5232		
5236		
5240		
5244		
5248		
5252		
5256		
5260		
5264		
5268		
5272		
5276		
5280		
5284		
5288		
5292		
5296		
5300		
5304		
5308		
5312		
5316		
5320		
5324		
5328		
5332		
5336		
5340		
5344		
5348		
5352		
5356		
5360		
5364		
5368		
5372		
5376		
5380		
5384		
5388		
5392		
5396		
5400		
5404		
5408		
5412		
5416		
5420		
5424		
5428		
5432		
5436		
5440		
5444		
5448		
5452		
5456		
5460		
5464		
5468		
5472		
5476		
5480		
5484		
5488		
5492		
5496		
5500		
5504		
5508		
5512		
5516		
5520		
5524		
5528		
5532		
5536		
5540		
5544		
5548		
5552		
5556		
5560		
5564		
5568		
5572		
5576		
5580		
5584		
5588		
5592		
5596		
5600		
5604		
5608		
5612		
5616		
5620		
5624		
5628		
5632		
5636		
5640		
5644		
5648		
5652		
5656		
5660		
5664		
5668		
5672		
5676		
5680		
5684		
5688		
5692		
5696		
5700		
5704		
5708		
5712		
5716		
5720		
5724		
5728		
5732		
5736		
5740		
5744		
5748		
5752		
5756		
5760		
5764		
5768		
5772		
5776		
5780		
5784		
5788		
5792		
5796		
5800		
5804		
5808		
5812		
5816		
5820		
5824		
5828		
5832		
5836		
5840		
5844		
5848		
5852		
5856		
5860		
5864		
5868		
5872		
5876		
5880		
5884		
5888		
5892		
5896		
5900		
5904		
5908		
5912		
5916		
5920		
5924		
5928		
5932		
5936		
5940		
5944		
5948		
5952		
5956		
5960		
5964		
5968		
5972		
5976		
5980		
5984		
5988		
5992		
5996		
6000		
6004		
6008		
6012		
6016		
6020		
6024		
6028		
6032		
6036		
6040		
6044		
6048		
6052		
6056		
6060		
6064		
6068		
6072		
6076		
6080		
6084		
6088		
6092		
6096		
6100		
6104		
6108		
6112		
6116		
6120		
6124		
6128		
6132		
6136		
6140		

Example 3 : 4-way SA

8-sets

1 block = 4 words

Cache initially empty


1 word = 1 byte

MM size = 2^{16} words

Instruction cache: $\frac{2^{16}}{2^2} = 2^{14}$ blocks

Address word format?

15	5 4	2 1	0
	Tag	Index	B off
11:8	3:2	5:2	



Saltul la instrucțiune se face de 10 ori. Care este Hit rate?

Basându - me pe tabelul de pe pagina următoare, obținem.

V	Tag	State
0	1	32-35
1	1	36-39
2	1	40-43
3	1	44-47
4	1	48-51
5	1	52-55
6	1	56-59 24-27
7	1	60-63 28-31
8	1	64-67 156-159

V	Tag	State
0	1	68-71
1	1	72-75
2	1	76-79
3	1	80-83
4	1	84-87
5	1	88-91
6	1	92-95
7	1	106-109
8	1	110-113
9	1	114-117

Block 0

V	Tag	State
0	1	96-99
1	1	100-103
2	1	104-107
3	1	108-111
4	1	112-115
5	1	116-119
6	1	120-123
7	1	124-127
8	1	92-95

Block 1

V	Tag	State
0	1	128-131
1	1	132-135
2	1	136-139
3	1	140-143
4	1	144-147
5	1	148-151
6	1	152-155
7	1	124-127

Block 2

$$\left(\frac{1M}{1H}\right) \left(\frac{1M}{3H}\right) \times 32 \left(\frac{1M}{0H}\right)$$

$$\left(\frac{0M}{360H}\right) \cdot \left(\frac{1M}{2H}\right) \left(\frac{1M}{1H}\right)$$

$$\left(\frac{36M}{661H}\right)$$

$$\Rightarrow \text{Hit rate} = \frac{661}{607} \approx 95\%$$

M₂



Address	Block Index
0-3	0
4-7	1
8-11	2
12-15	3
16-19	4
20-23	5
24-27	6
→ 28-31	7
⇒ 32-35	8
36-39	9
40-43	10
44-47	11
48-51	12
52-55	13
56-59	14
→ 60-63	15
→ 64-67	16
68-71	17
72-75	18
76-79	19
80-83	20
84-87	21
88-91	22
92-95	23
96-99	24
100-103	25
104-107	26
108-111	27
112-115	28
116-119	29
120-123	30
124-127	31
128-131	32
132-135	33
136-139	34
140-143	35
144-147	36
148-151	37
152-155	38
→ 156-159	39
160-163	40

3.4. Full associative mapping

k -associativity: $k = 2^3$

$s = c \rightarrow$ direct mapping


$s = m \Rightarrow$ full associativity unde $2^m = \text{nr. of blocks in cache}$



indexare de forma

// 8 blockuri ce nu mai sunt indexate
înl, că îs toate la acelasi index.

12 poante fi mapat oricare: ex: pe 5.



→ Acum trebuie să se tot nr, nu doar
o parte din el.

Exemplu:

2^{24} words

$$\text{MM size} = 16 \text{ MiB} = 2^{24} \cdot 3 = \frac{2^{24} \cdot 3}{2^3} = 2^{21} \text{ blocks}$$

1 word = 1 byte

1 block = 4 words

Cache data size = 16 blocks

Bytes

(23)

blocks


Address Code

8192 230

4100 2415

12292 140

Address	M ₁	Block number
0 0 1 2 3	0	
1 1 5 6 4	1	
		2
2 2	13	
4096	1024	
4100	2715	1025
4102	12	
8188	2047	
8192	230	2048
8194	23	
12288	3072	
12292	140	3073
12294	22	
2 ²⁴ -4	2 ²² -1	



3.5. Cache performance metrics

Miss: atunci când CPU nu găsește informația căutată în Cache

$$\text{Miss Rate} = 1 - \text{Hit Rate}$$

Hit: atunci când CPU găsește ce căuta în Cache

Miss Causes

→ Compulsory (Global Start misses): misuri apărute când resetezi intervalul și cache-ul e gol

→ soluție: bigger blocks

→ Conflict: 2 blockuri se mapăază la același index (ce se întâmplă la set-associativitate)

→ soluție: crești set associativity

→ Capacity: memorie Cache mină

→ soluție: bigger cache

$$\text{Average Memory Access Time (AMAT)} =$$

$T_{ac} =$ timp de acces la cache

$$\text{Hit rate} + \text{Miss rate} = 1$$

$$= T_{ac} \cdot \text{Hit rate} + (T_{ac} + \text{Miss Penalty}) \cdot \text{Miss rate}$$

$$= T_{ac} + \text{Miss Penalty} \times \text{Miss rate}$$

Miss Penalty = timeul pe care il ia sa informație și să îndepărteze din cache.

Reigger's blockade \rightarrow Miss Rate scade, deci Miss Penalty crește

$$\begin{aligned} \text{CPU}_{\text{time}} &= \text{Clock cycles for program} \times \text{CCT} = \\ (\text{real}) &= (\text{Execution clock cycles} + \text{Memory stall clock cycles}) \times \text{CCT} \\ &= Y_C \times (\underbrace{\text{Exec. clock cycles per instruction}}_{\text{CPI}} + \\ &\quad + \underbrace{\text{Memory stall clock cycles per instruction}}_{\text{CPI}}) \times \text{CCT} \end{aligned}$$

Memory stall clock cycles per instruction =

$$= \underbrace{\text{Memory accesses per instruction}}_{\text{Misses per instruction}} \times \text{Miss Rate} \times \frac{\text{Miss Penalty}}{\text{Misses per instruction}}$$

Ponder:

$$\text{CPU}_{\text{time}} = Y_C \times (\text{CPI}_{\text{exec.}} + \text{Memory accesses per instr.} \times \text{Miss Rate} \times \frac{\text{Miss Penalty}}{\text{Misses per instruction}}) \times \text{CCT}$$

3.6. Write policies : 10% writes

Cache / Memory coherence \rightarrow Update

a) Write through : implicit update

b) Write back : update on replacement

- dirty bit : dacă bloacă sunt dirty

bitul e 1 în clasa acela blocuri sunt înlocuite

What happens in case of miss?

\Rightarrow Allocate

a) Write Allocate


b) Write No Allocate

Pairings : Write through + Write No Allocate

Write back + Write Allocate


3.4. Replacement policies (au sens de că setă și full asociativitate)

- a) random : când S-A este mică
- b) FIFO
- c) Least Recently used - LRU



Modul de generare random a numerelor prim polinom îndivizibil

$$G(x) = x^4 + x + 1$$



D_3	D_2	D_1	D_0	EZ
1	0	0	0	1
0	1	0	0	2
0	0	1	0	4
0	0	0	1	8
1	1	0	0	3
0	1	1	0	6
0	0	1	1	12
1	1	0	1	11
1	0	1	0	5
0	1	0	1	10
1	1	1	0	7
0	1	1	1	14
1	1	1	1	15
1	0	1	1	13
1	0	0	1	9
1	0	0	0	1

Perioada de repetitie : $2^4 - 1 = 15$ clock-wi

3.8 Replacement policies

a) Random

b) FIFO

c) LRU - Least Recently Used

No. of "age" bits = \log_2 (set associativity)

Example 1: Pp. că avem un set asociativ pe 4 căi cu adresa


în decimal și pp. că toate adresele se mapă la același index

	0	1	2	3	0*	1**	2**	3*
Miss →	0	0	0	0	0	0	0	0
(cache M → 4)	14	0	0	0	0	0	0	0
gol) M → 6	14	0	0	0	1	0	0	0
M → 12	14	0	0	0	2	1	0	0
M → 10	14	0	0	0	3	2	1	0
(Hit) H → 6	6	10	0	0	1	3	0	2
H → 10	6	10	0	0	2	0	1	3
M → 14	10	0	0	0	3	1	2	0
H → 10	6	10	0	0	3	0	2	1
M → 3	3	7	6	14	0	1	3	2
H → 14	3	7	6	14	1	2	3	0

← (ei cu valoare
mai mare
rămân la fel,
cei cu mai multă
se incrementă
țează)

Example 2: Masina Vax 11/780 + 2-way SA

Tag	Index	B.off.
<20>	<9>	<3>



$$2^3 \text{ words/block} = 2^3 B/\text{block} = 2^3 \cdot 2^3 \text{ bits/block} = 64 \text{ bits/block}$$

$$\text{Cache Size (data)} = s.a \times 2^{\text{index}} \times \text{block size} = 2 \times 2^3 \times 2^3 B = 2^{13} B$$


↑ set associativity
= 8KiB

Write Policy \rightarrow WriteThrough (Write Buffer) \rightarrow No Allocate in case of a Write miss.

Example 3:

- 4 way - S.A. ; 1 word = 1 B ; 1 block = 4 words = 2^2 words
- Cache size = 2^{10} blocks = 1 KiBlocks
- MM size = 4 GiB

$$\text{No. of blocks} = \frac{2^{10}}{2} = 2^8 \text{ blocks/bank}$$



Exemplu 4: Se dau 2 memorii cache diferențiate și sunt de calcul de astăzi altfel identice.

cache A: 2-way s.a.; $I_{MR} = 2\%$; $D_{MR} = 1,2\%$; Data miss rate

cache B: 4-way s.a.; $I_{MR} = 1,6\%$; $D_{MR} = 1,4\%$

A și B sunt marini de calcul load/store, 20% din instrucțiuni fiind load/store.

Absolute miss penalty = 200 ns

$$CCT_A = 20 \text{ ns}$$

La B, probabilitatea de mai mare, mult mai complicat, timpul este mai mare, deci CCT se mărește cu 10% (s-a degradat)

$$CCT_B^{\text{ideal}} = 3 \text{ clock cycle} + w_i$$

Care marină e mai bună?

$$\boxed{\text{CPU time} = Y_C + (\underbrace{CCT_{\text{ideal}} + \text{Memory access per instr.} \times \underbrace{\text{Misses per instr.} \times \text{Miss Rate}}_{\text{Misses per instr.}}}_{\text{Misses per instr.}} \times CCT)}$$

$$\text{Misses per instr. A} = 1 \times I_{MR} + 0,2 \times D_{MR} = 0,02 + 0,2 \times 0,017 = 0,0234 \\ 20\%$$

$$\text{Misses per instr. B} = 0,016 + 0,2 \times 0,014 = 0,0188$$

$$\text{Miss Penalty A} = \left[\frac{200 \text{ ns}}{20 \text{ ns}} \right] = 10 \text{ clock cycles}$$

$$\text{Miss Penalty B} = \left[\frac{200 \text{ ns}}{22 \text{ ns}} \right] = 10 \text{ clock cycles} \quad (\text{prob. de fie} \\ \text{cct}_B = \text{cct}_A + 20\% \cdot \text{cct}_A \quad \text{metru nr. instr.})$$

$$\text{CPU time A} = Y_C \times (3 + 0,0234 \times 10) \times 20 \text{ ns} = \\ = Y_C \times 3,234 \times 20 = Y_C \times 64,64 \text{ ns}$$

→ (timpul mediu pt. o instrucție, lăsând în considerare imperfecțiunile cache-ului)

$$\text{CPU time B} = Y_C \times (3 + 0,0188 \times 10) \times 22 \text{ ns} = Y_C \times 70,136 \text{ ns}$$

Exemplu 5: Admitem un cache de 64 kBytes.

$$CCT = 20 \text{ ns}$$

Media nr. de accese la instrucțiuni: Memory access per instruction = 1,3

$$CPI_{ideal} = 1,5$$

Pt. acest cache, dacă se adoptă set associativ, set. o degradare a frecv. clock-ului cu 8,5%. În acest context, se analizează cache-ul în felul urm.: mpare directă vs. 2-way S.A.

Statistică: Miss rate $ZM = 3,9\%$

$$\text{Miss rate}_{2\text{-way S.A.}} = 3\%$$

Care soluție e mai ok și cum ambele cazuri,

pt. Miss Penalty = 200 ns (expresie temporală).

În mod normal, Miss Penalty e exprimat în clockuri

$$AMAT = CCT + \underbrace{\text{Miss Rate} \times \text{Miss Penalty}}_{\text{Time}}$$

$$\begin{aligned} CPU_{time} &= YC \times (CPI_{ideal} \times CCT + \underbrace{\text{Mem. acc per instruc.} \times \text{Miss Rate}}_{\text{Time}} \\ &\quad \times \underbrace{\text{Miss Penalty}}_{\text{Time}}) \\ &\approx \text{Miss Penalty clocks} \times CCT \end{aligned}$$

$$AMAT_{ZM} = 20 \text{ ns} + 0,039 \times 200 \text{ ns} = 20 \text{ ns} + 7,8 \text{ ns} = 27,8 \text{ ns}$$


Better $AMAT_{SA2} = 21,7 + 0,03 \times 200 \text{ ns} = 24,7 \text{ ns}$

Better $CPU_{time DM} = YC \times (1,5 \times 20 \text{ ns} + 1,3 \times 0,039 \times 200) \approx YC \times 40,14 \text{ ns}$

$$CPU_{time SA} = YC (1,5 \times 21,7 \text{ ns} + 1,3 \times 0,03 \times 200) \approx YC \times 40,35 \text{ ns}$$

CPU_{time} ia în considerare mai mult ca AMAT,
deci DM e mai bun.

Exemplu:



Cătă la rata din Bus Bandwidth este, măcar de imperfecțiunea cacheului?

Se dă un sist. de calcul cu:

$$\text{Bus Bandwidth} = 10^3 \text{ words/sec}$$

$$\text{P. cā: Miss Rate} = 10\%$$

$$1 \text{ block} = 4 \text{ words}$$

$$\text{CPU reference frequency} = 10^8 \text{ words/sec (reads & writes)}$$

$$\text{Bus width} = 2 \text{ words}$$

P. cā în (t) mom., 35% din blocurile cacheului au fost modificate (blockwrite dirty). Cache are o politică write-allocation, frecvența scrierilor e de 30%

Alternative de design, optimul în Bandwidth e măcarit:

a) write bank (wb)

b) write True (wt)

$$\begin{aligned} \text{a) Nb. de accese} \\ \text{la Bus datăta} &= 10^8 \times 0,1 \times (\% \text{ Reads} \times \text{Read Miss Penalty} + \% \text{ Writers} \times \text{Write Miss} \\ \text{imperfezioni} &= 10^8 \times 0,1 \times 2,7 \end{aligned}$$

$$\text{Read Miss Penalty}_{WB} = \left(\frac{\text{Block size}}{\text{Bus width}} \right) \times \text{Bus writes} \times 0,35 +$$

↳ nr. de accese pe bus
↳ blockwrite dirty

$$+ \left(\frac{\text{Block size}}{\text{Bus width}} \right) \cdot \text{Bus reads}$$

Update

Allocate

$$= 2 \times 0,35 + 2 = 2,7 = \text{Write miss penalty}$$

$$\% \text{ Bus Used}_{WB} = \frac{10^8 \cdot 2,7}{10^8} = \frac{2,7}{100} = 2,7\%$$

b) Temă: WT

$$\begin{aligned}
 \text{Nr. access} \dots &= 10^8 \times 0,1 + (\% \text{ Reads} \times \text{Read Miss Penalty} + \% \text{ Writes} \times \\
 &\times \text{Write Miss Penalty}) + 10^8 \times 0,9 \times 0,3 \times \underbrace{\text{Write Hit Penalty}}_{\text{1 writes}} \\
 &= 1
 \end{aligned}$$

$$\begin{aligned}
 \text{Read Miss Penalty} &= \text{Write Miss Penalty} = \\
 &= \underbrace{2 \text{ BUS Reads}}_{\text{Allocate}} + 0,35 \cdot \underbrace{2 \text{ BUS Writes}}_{\text{Update for Main Memory}}
 \end{aligned}$$

CVRS 13

28.05.2019


$$\begin{aligned}
 b) \text{ Nr. access} &= 10^8 \text{ words/second} \times 0,1 \times (0,3 \text{ Write Miss Penalty} + \\
 &\quad \underbrace{\text{Frequency of}}_{\text{memory references}} \underbrace{\text{Miss}}_{\text{Rate}} \\
 &+ 0,7 \text{ Read Miss Penalty}) + 10^8 \times 0,9 \times 0,3 \text{ Write Hit Penalty}
 \end{aligned}$$

$$\text{Read Miss Penalty} = 2 \text{ BUS Reads} \quad (\text{no main update}) \quad \text{Write Miss Penalty} = 2 \text{ BUS Reads} + 1 \text{ BUS Write} = 3 \text{ BUS Accesses}$$

$$\text{Write Hit Penalty} = 1 \text{ BUS Write} = 1 \text{ BUS Access}$$

$$\begin{aligned}
 \text{Ablader: Nr. access} &: 10^8 \cdot 0,1 (0,3 \cdot 3 + 0,7 \cdot 2) + 10^8 \cdot 0,9 \cdot 0,3 \cdot 1 = \\
 &= 10^7 \cdot 2,3 + 2,7 \cdot 10^7 = 5 \cdot 10^7 \\
 \% \text{ Bus Used wrt} &= \frac{10^7 \cdot 5}{10^8} = \frac{5}{100} = 5\%
 \end{aligned}$$

3.9 Reducing miss rate with multi-level caches



$$\begin{aligned}
 \text{Nr. access} \dots &= 10^8 \times 0,1 + (\% \text{ Reads} \times \text{Read Miss Penalty} + \% \text{ Writes} \times \\
 &\quad \times \text{Write Miss Penalty}) + 10^8 \times 0,3 + 0,3 \times \underbrace{\text{Write Hit Penalty}}_{\text{Writes}} \\
 &= 1
 \end{aligned}$$

$$\begin{aligned}
 \text{Read Miss Penalty} &= \text{Write Miss Penalty} = \\
 &= \underbrace{2 \text{ BUS Reads}}_{\text{Allocate}} + 0,35 \cdot \underbrace{2 \text{ BUS Writes}}_{\text{Update for Main Memory}}
 \end{aligned}$$

CVRS 13

28.05.2019

$$\begin{aligned}
 b) \text{Nr. access} &= \underbrace{10^8 \text{ words/second}}_{\text{Frequency of memory references}} \times \underbrace{0,1}_{\text{Miss Rate}} \times (0,3 \text{ Write Miss Penalty} + \\
 &\quad + 0,7 \text{ Read Miss Penalty}) + 10^8 \times 0,9 \times 0,3 \text{ Write Hit Penalty}
 \end{aligned}$$

$$\text{Read Miss Penalty} = 2 \text{ BUS Reads} \quad (\text{non main updated})$$


$$\begin{aligned}
 \text{Write Miss Penalty} &= 2 \text{ BUS Reads} + 1 \text{ BUS Write} = \\
 &= 3 \text{ BUS Accesses}
 \end{aligned}$$

$$\text{Write Hit Penalty} = 1 \text{ BUS Write} = 1 \text{ BUS Access}$$

$$\begin{aligned}
 \text{fazadar: Nr. access: } &10^8 \cdot 0,1 (0,3 \cdot 3 + 0,7 \cdot 2) + 10^8 \cdot 0,9 \cdot 0,3 \cdot 1 = \\
 &= 10^7 \cdot 2,3 + 2,7 \cdot 10^7 = 5 \cdot 10^7
 \end{aligned}$$

$$\% \text{ Bus Used} = \frac{10^7 \cdot 5}{10^8} = \frac{5}{100} = 5\%$$

3.9 Reducing miss rate with multi-level caches



Example: Se dă un sistem de memorie cu 2 nivele de cache

unde CPI ideal = 1,0 clock cycle.

Clock rate = 4 GHz

MM access time = 100 ns (includând Miss Penalty în MM)

Miss Rate per instruction = 2% (în L1)

De către ori va fi mai rapid procesorul dacă adăugăm L2 cache cu un timp de acces de 5 ns

și pt. hit-wri și pt. miss-wri să fie suficient de mare să reducă Miss Rate la MM la 0,5% din cazuri.

Doar cu L1:

$$\text{CPU time original} = \text{YC} \times (\text{CPI ideal} + \underbrace{\text{Memory accesses per instruction} \times \text{Miss Rate}}_{\text{Misses per instruction}} \times \text{Miss Penalty}) \times \text{CCT}$$

$$\text{Misses per instruction} = 0,2$$

$$\text{CPU time original} = \text{YC} \times (1 + 0,02 \times 400) \times 0,25 \text{ ms} = 2,25 \text{ ms} \times \text{YC}$$

$$\text{CCT} = \frac{1}{4 \cdot 10^9 \text{ Hz}} = 0,25 \text{ ns} \quad (= \frac{1}{\text{Clock Rate}})$$

$$\text{Miss Penalty} = \left\lceil \frac{100 \text{ ns}}{0,25 \text{ ns}} \right\rceil = 400 \text{ c.c. (clock cycles)}$$

↳ găsește info în MM.

L1 și L2:

$$\text{CPU time}_{\text{L2}} = \text{YC} \times [\text{CPI ideal} + (0,02 - 0,005) \times 20 + \text{info nu numerește în L1 și hit-wri în L2}] \times 0,25 \text{ ms}$$

$$+ 0,005 (400 \text{ c.c.} + 20 \text{ c.c.})] \times 0,25 \text{ ms} = 0,85 \text{ ms} \times \text{YC}$$

↑
info nu numerește nici în L1, nici în L2

$$\text{Miss Penalty}_{\text{L2}} = \left\lceil \frac{5 \text{ ns}}{0,25 \text{ ns}} \right\rceil = 20 \text{ c.c.}$$

↳ miss penalty când nu găsește în L1 și găsește în L2

$$\text{fără: } \frac{\text{CPU time orig}}{\text{CPU time 2L}} = \frac{2,25}{0,85} = 2,64$$

3.10. Virtual Memory Mechanism

Virtual Machines, probleme pe care trebuie implementate la:

- 1) Protect processes from one another
- 2) Share the limited memory among processes (VMs)

Pentru asta, programatorii folosesc overlays, dar acum se folosesc și memorii virtuale ce folosesc un spațiu de memorie virtuală (SMV) ce urmărește să fie mapeat pe adresele fizice.

SMV se fragmentează în:

Segments (variable size)


Pages (fixed size)

↑ cel care ne interesează mai mult

> Mecanismul de memorie virtuală paginat:


Virtual Memory

Physical Memory



• Exemplu pt. Address Translation pe ARM V8:

64 Bit Address word
16 MSB are unused

$$\begin{array}{r} 64- \\ 16 \\ \hline 48- \\ 12 \\ \hline 26 \end{array}$$


Page size = $2^{12} B = 4 KiB$ ($B = \text{Byte}$) ← pe 12 biti exprimă adresa unui byte

Physical memory size = $2^{40} B = 1 TiB = 2^{28} \text{ pages} = 256 MiPages$

Virtual memory size = $2^{48} B = 256 TiB = 2^{36} \text{ pages} = 64 GiPages$

Paginiile virtuale se mapează în memoria fizică dacă cînd procesul este activ (pentru CPU la un moment dat)

Denumiri: page → granule Memory Management Unit

page fault → MMU exception

↳ cînd pagina nu e în MMU trebuie adusă de pe disc prim mecanismul de swapping


Problema lăsată în considerare pt. construirea unui MMU: Misses cost a lot! (Secondary storage is 10000x slower than MM). Rezolvare:

① relatively big pages: $4KiB \div 64KiB$


Servers → $32KiB \div 64KiB$

Embedded → $1KiB \div 4KiB$

- ② $\text{WIT} \leftarrow \text{impossibile} \rightarrow \text{Folosim doar WB}$
- ③ Replacement is decided in software (nu mai folosește metoda random) — approximate LRU
- ④ Iată că permită să cauți tag-uri \rightarrow
 \Rightarrow Folosim doar full-associativity mapping cu Page Tables



♥ Pentru ARM V8:





Problems: ① Page Table Size

ARM - 1 PT Entry = 64 bits = $2^{32} B$

$$2^{36} \times 2^3 = 2^{39} = 0.5 TiB$$

② Page Table Read (Page Table is placed in the Physical Memory)


Solutions:



C. Hash (inverse page table)

D. Page The Page Table


E. Page Table Hierarchy



$$2^9 \times 2^2 B = 2^{12} B = 4 KiB$$

② Translation Lookaside Buffer (TLB)

- Cache the Page Table



Fast MATH

