		Cache	Clock fugueucy	IMR	DMR	Miss Penalty
Computer A	WT	DtA	2GHz	10%		80 W
Computer B		4-way SA	10% degradation	7%		ko4 us
Allocati in con Load/slore m	of a machines	20%	L/S iush.			
CPIIdeal = 2		1				
1 block = 16	words					
Bus middle						
MM cicciss			80 mg to brie	y Hu E	lack.	
16 words =	8 Bu	sacc.	80 mg Ao bair	0		(CPU)
_					L	
						,
Computer B	~ 30	% of al	I blacks are dist	y at a	my Inc	, ment
16 wa	Alle	•	11 mands	,		
200	nds	₹ 6	0.3 16 words	= 1,3>	3	- 1241
			2 mods	_ = (10.4 bor	y acc.
8 8	3 us n	eads	g Bus M			
Miss Penalt	y ₈ =	10.4 Lus	acc. × 10 us =	lofus	,	
thate cycle the	me,	= 1	_ Δ = 0.5 us			

Clock cycle time_A = $\frac{1}{2.10^3}$ $\Delta = 0.5$ ms Clock cycletime_B = $1.1 \times 0.5 = 0.55$ ms Miss Penalty_A = $\begin{bmatrix} 89 \text{ ms} \\ 0.5 \text{ ms} \end{bmatrix} = 160 \text{ c.c.}$

Miss Penalty B = | Long = 208 c.c. Misses fu instruction = IMRA + 0.2 × DMRA = = 0,1+0,2 ×0.12=0.124 Misses pu instructions = 0.07+0,2 × 0,1= 0,09 Misses pu instruction = Miss Rate x Mem acc per instr. Memory accesses per instruction = 1+0.2 = 1.2 Miss Rati = 0,124 = 0,1 = 10% Miss Ratis = $\frac{0.09}{1.2} = 0.075 = 7.5%$ ATMAT_ = 0.5 us + 0.1 × 160 × 0.5 us = 8.5 us

AMATB = 0.55 mg + 0.075 x 208 x 0.55 ms = 9.13 mg

CPU hue = IC x (2.3+ 0.124 x 160) x 5 us = 110.7 us x JC CPU time B = IC x (2.3 + 0.09 x 208) x 5.5 us = 115.61 us x IC

AMAT = tac + Miss Ret x Miss Penalty (time) clock cycle time Miss Punelty ((.c) × Clock cycle Hime Misses on histrachion

CPUline: IC x C CPI ideal + Memory acc quinte x Miss Rate x Miss ? welty (c.c)) x Clock yele t'un