{"payload":{"header_redesign_enabled":false,"results":[{"id":"476458406","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"DariodAbate/Logic-Circuits-Project-2022","hl_trunc_description":"Hardware component that performs a convolutional encode ","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":476458406,"name":"Logic-Circuits-Project-2022","owner_id":100694485,"owner_login":"DariodAbate","updated_at":"2022-07-31T15:11:36.040Z","has_issues":true}},"sponsorable":false,"topics":["viterbi-algorithm","latex","encoder","convolution","hardware-designs","xilinx-vivado","hardware-description-language"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":72,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ADariodAbate%252FLogic-Circuits-Project-2022%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/DariodAbate/Logic-Circuits-Project-2022/star":{"post":"y5eVo3ktBj_35JaqEcVCenouZmrxRjYYvC1tVXEOvoXb0vsEAwgNalkfe8ZVeN-aTgJHiMAXfiG5AssWM5_ADw"},"/DariodAbate/Logic-Circuits-Project-2022/unstar":{"post":"iTXDTfuLG0-cChx6dHDlnXItcQtfsgcGYN5NV4IA6aQCqZhbSudHKMwd00x53XI3P_1xzoKJJj3fg9wD6O5_9A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"udcxxscqmcUR60NvxBuHz8UFbh57rA7C3TX2UN8Kh2JkNrnNEhSJ7NTnvFAQaOc2niKvUwpXph2LJKbTdf5bBw"}}},"title":"Repository search results"}