MIPS operands

| Name | Example | Comments |
|--------------|--|---|
| 32 registers | \$s0-\$s7, \$t0-\$t9, \$zero, \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at | Fast locations for data. In MIPS, data must be in registers to perform arithmetic, register \$zero always equals 0, and register at is reserved by the assembler to handle large constants. |
| | Memory[0], Memory[4], , Memory[4294967292] | Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers. |

MIPS assembly language

| Category | Instruction | Example | Meaning | Comments | | |
|------------------|-------------------------------------|---------------------|---|---------------------------------------|--|--|
| | add | add \$s1,\$s2,\$s3 | \$s1 = \$s2 + \$s3 | Three register operands | | |
| Arithmetic | subtract | sub \$s1,\$s2,\$s3 | \$s1 = \$s2 - \$s3 | Three register operands | | |
| | add immediate | addi \$s1,\$s2,20 | \$s1 = \$s2 + 20 | Used to add constants | | |
| | load word | lw \$s1,20(\$s2) | \$s1 = Memory[\$s2 + 20] | Word from memory to register | | |
| | store word | sw \$s1,20(\$s2) | Memory[\$s2 + 20] = \$s1 | Word from register to memory | | |
| | load half | lh \$s1,20(\$s2) | \$s1 = Memory[\$s2 + 20] | Halfword memory to register | | |
| | load half unsigned | lhu \$s1,20(\$s2) | \$s1 = Memory[\$s2 + 20] | Halfword memory to register | | |
| 5 | store half | sh \$s1,20(\$s2) | Memory[\$s2+20] = \$s1 | Halfword register to memory | | |
| Data transfer | load byte | lb \$s1,20(\$s2) | \$s1 = Memory[\$s2 + 20] | Byte from memory to register | | |
| transier | load byte unsigned | lbu \$s1,20(\$s2) | \$s1 = Memory[\$s2 + 20] | Byte from memory to register | | |
| | store byte | sb \$s1,20(\$s2) | Memory[\$s2 + 20] = \$s1 | Byte from register to memory | | |
| | load linked word | 11 \$s1,20(\$s2) | \$s1 = Memory[\$s2 + 20] | Load word as 1st half of atomic swap | | |
| | store condition, word | sc \$s1,20(\$s2) | Memory[\$s2+20]=\$s1;\$s1=0 or 1 | Store word as 2nd half of atomic swap | | |
| | load upper immed. | lui \$s1,20 | \$s1 = 20 * 2 ¹⁶ | Loads constant in upper 16 bits | | |
| | and | and \$s1,\$s2,\$s3 | \$s1 = \$s2 & \$s3 | Three reg. operands; bit-by-bit AND | | |
| | or | or \$s1,\$s2,\$s3 | \$s1 = \$s2 \$s3 | Three reg. operands; bit-by-bit OR | | |
| | nor | nor \$s1,\$s2,\$s3 | \$s1 = ~ (\$s2 \$s3) | Three reg. operands; bit-by-bit NOR | | |
| Logical | and immediate | andi \$s1,\$s2,20 | \$s1 = \$s2 & 20 | Bit-by-bit AND reg with constant | | |
| | or immediate | ori \$s1,\$s2,20 | \$s1 = \$s2 20 | Bit-by-bit OR reg with constant | | |
| | shift left logical | sll \$s1,\$s2,10 | \$s1 = \$s2 << 10 | Shift left by constant | | |
| | shift right logical | srl \$s1,\$s2,10 | \$s1 = \$s2 >> 10 | Shift right by constant | | |
| | branch on equal | beq \$s1,\$s2,25 | if (\$s1 == \$s2) go to PC + 4 + 100 | Equal test; PC-relative branch | | |
| | branch on not equal | bne \$s1,\$s2,25 | if (\$s1!= \$s2) go to PC + 4 + 100 | Not equal test; PC-relative | | |
| Conditional | set on less than | slt \$s1,\$s2,\$s3 | if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0 | Compare less than; for beq, bne | | |
| branch | set on less than unsigned | sltu \$s1,\$s2,\$s3 | if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0 | Compare less than unsigned | | |
| | set less than immediate | slti \$s1,\$s2,20 | if (\$s2 < 20) \$s1 = 1; else \$s1 = 0 | Compare less than constant | | |
| | set less than immediate unsigned | sltiu \$s1,\$s2,20 | if (\$s2 < 20) \$s1 = 1; else \$s1 = 0 | Compare less than constant unsigned | | |
| | jump | j 2500 | go to 10000 | Jump to target address | | |
| Unconditional | jump register | jr \$ra | go to \$ra | For switch, procedure return | | |
| jump | jump and link | jal 2500 | \$ra = PC + 4; go to 10000 | For procedure call | | |

FIGURE 2.1 MIPS assembly language revealed in this chapter. This information is also found in Column 1 of the MIPS Reference Data Card at the front of this book.

| | | | 0 | p(31:26) | | | | |
|--------|---------------------|------------|-----------------------|-----------------------------------|-----------------------|--------------------------|--------|-------------------------|
| 28–26 | 0(000) | 1(001) | 2(010) | 3(011) | 4(100) | 5(101) | 6(110) | 7(111) |
| 31–29 | | | | | | | | |
| 0(000) | R-format | Bltz/gez | jump | jump & link | branch eq | branch ne | blez | bgtz |
| 1(001) | add immediate | addiu | set less than imm. | set less than imm. unsigned | andi | ori | xori | load upper immediate |
| 2(010) | TLB | F1Pt | | | | | | |
| 3(011) | | | | | | | | |
| 4(100) | load byte | load half | 1w1 | load word | load byte unsigned | load half unsigned | lwr | |
| 5(101) | store byte | store half | swl | store word | | | swr | |
| 6(110) | load linked word | 1wc1 | | | | | | |
| 7(111) | store cond. word | swc1 | | | | | | |
| | • | • | | | • | | • | • |
| | | | op(31:26)=01 | 0000 (TLB), rs | (25:21) | | | |
| 23–21 | 0(000) | 1(001) | 2(010) | 3(011) | 4(100) | 5(101) | 6(110) | 7(111) |
| 25-24 | | | | | | | | |
| 0(00) | mfc0 | | cfc0 | | mtc0 | | ctc0 | |
| 1(01) | | | | | | | | |
| 2(10) | | | | | | | | |
| 3(11) | | | | | | | | |

| op(31:26)=000000 (R-format), funct(5:0) | | | | | | | | | |
|---|-----------------------|--------|------------------------|----------------------|---------|--------|--------|--------------|--|
| 2–0 | 0(000) | 1(001) | 2(010) | 3(011) | 4(100) | 5(101) | 6(110) | 7(111) | |
| 5–3 | | | | | | | | | |
| 0(000) | shift left logical | | shift right logical | sra | sllv | | srlv | srav | |
| 1(001) | jump register | jalr | | | syscall | break | | | |
| 2(010) | mfhi | mthi | mflo | mtlo | | | | | |
| 3(011) | mult | multu | div | divu | | | | | |
| 4(100) | add | addu | subtract | subu | and | or | xor | not or (nor) | |
| 5(101) | | | set l.t. | set l.t. unsigned | | | | | |
| 6(110) | | | | | | | | | |
| 7(111) | | | | | | | | | |

FIGURE 2.19 MIPS instruction encoding. This notation gives the value of a field by row and by column. For example, the top portion of the figure shows load word in row number 4 (100_{two} for bits 31-29 of the instruction) and column number 3 (011_{two} for bits 28-26 of the instruction), so the corresponding value of the op field (bits 31-26) is 100011_{two} . Underscore means the field is used elsewhere. For example, R-format in row 0 and column 0 (op = 000000_{two}) is defined in the bottom part of the figure. Hence, Subtract in row 4 and column 2 of the bottom section means that the funct field (bits 5-0) of the instruction is 100010_{two} and the op field (bits 31-26) is 000000_{two} . The floating point value in row 2, column 1 is defined in Figure 3.18 in Chapter 3. Bltz/gez is the opcode for four instructions found in Appendix A: bltz, bgez, bltzal, and bgezal. This chapter describes instructions given in full name using color, while Chapter 3 describes instructions given in mnemonics using color. Appendix A covers all instructions.

| Name | | | Fie | Comments | | | |
|------------|--------|----------------|--------|-------------------|--------|--------|--|
| Field size | 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits | All MIPS instructions are 32 bits long |
| R-format | ор | rs | rt | rd shamt funct | | funct | Arithmetic instruction format |
| I-format | ор | rs | rt | address/immediate | | | Transfer, branch, i mm. format |
| J-format | ор | target address | | | | | Jump instruction format |

FIGURE 2.20 MIPS instruction formats.