

# Signed 8-bit Pocket Calculator Project with fundamental operations



### **Table of Contents:**


- 1. General Statement
- 2. Basic Functioning Procedure
- 3. General Block Diagram
- 4. Component Block Diagram
- 5. General State Diagram
- 6. Execution Unit Description
- 7. Control Unit Description



### **Statement:**

A10) Să se proiecteze un calculator de buzunar cu operații aritmetice fundamentale (adunare, scădere, înmulțire, împărțire). Operațiile de înmulțire și împărțire se vor implementa folosind algoritmi specifici, nu operatorii limbajului. Operanzii sunt reprezentați pe 8 biți cu semn. Operanzii și operatorii vor fi introduși secvențial în formă zecimală. Se vor folosi afișajele cu 7 segmente de pe plăcuțele cu FPGA. Proiectul va fi realizat de 1 student.

### **Basic Functioning Procedure:**



Considering each half of the switch array as an 8-bit signed number, the user can input two numbers in two's complement on eight bits. The input numbers, before



an operation is selected, are shown on each half of the seven segment display.

The syntax is as follows:

No1 OP No2 = Result

The buttons' meaning is as follows:

	Addition	
Multiplication	Reset	Division
	Subtraction	

Top = Addition, Bottom = Subtraction, Left = Multiplication, Right = Subtraction, Middle = Reset ( goes back to the two-number displaying and selecting). After pressing any operation button, the calculator will display the selected operation's result on the seven-segment display, as a single number.

### Example usage:

Say the user inputs these two numbers:



(intended max ranges showcase for 8-bit 2's complement representation)


And then decides to call the "multiply" operation. After the execution of the operation the seven-segment display will look like this:



After this number is displayed, the calculator will await the 'reset' input from the user. After that selection, the calculator goes back to the number selecting scheme.




### **General block diagram:**






### Component block diagram:



# UNIVERSITATEA TEHNICĂ CLUJ-NAPOCA

## State Diagram:





### **Execution Unit**

In the following pages I will proceed to describe the following components:

- 1. Data register 8-bit
- 2. Arithmetic logic unit
  - a. Mux 2 to 1 on 64bits
  - b. Mux 4 to 1 on 64bits
  - c. Mux 8 to 1 on 64bits
  - d. Adder unit
    - i. Full Adder 1-bit
    - ii. Full Adder 8-bit
    - iii. General structure
  - e. Subtracter unit
    - i. Full Subtracter 1-bit
    - ii. Full Adder 8-bit
    - iii. General structure
  - f. Multiplier Unit
    - i. State Diagram
  - g. Division Unit
    - i. State Diagram



- h. Output processors
  - i. Addition
  - ii. Subtraction
  - iii. Multiplication
  - iv. Division
- i. ALU General Structure
- 3. Display Unit
  - a. Eight-bit two's complement to seven segment display ROM
  - b. Three-bit counter with clock divider
  - c. Seven-segment displayer
    - i. Three-bit decoder
    - ii. 8 to 1 Mux on 8bits
    - iii. General structure
  - d. Display Unit general structure
- 4. Execution Unit General Structure



### 1. Data register 8 bit

### Purpose:

- 1. To secure no feedback loops are asynchronous (VHDL Bitstream Error)
- 2. To hold data for the other components in the Execution Unit

### Inputs:

1. Load\_inp: the 8 bits that are loaded onto the register

2. Load: the decision bit, active on '1'

3. Clk: Clock


4. Rst: clears the information stored

### Outputs:


1. Outp: The information stored inside the register

Logic Scheme (on next page)

### Black box:







Vhdl Code:



```
1 ibrary IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3 entity data_register_8_bit is
 4 ; Port ( Load : in STD_LOGIC;
              Clk : in STD LOGIC;
 5 ¦
 6
              Rst : in STD LOGIC;
7 :
              Load_inp : in STD LOGIC VECTOR (7 downto 0);
8 i
               Outp : out STD LOGIC VECTOR (7 downto 0));
9  end data_register_8_bit;
10
11 | architecture Behavioral of data register 8 bit is
12
13 | signal info : std logic vector ( 7 downto 0) := x"00";
14
15 begin
16
17 | Outp <= info;
18 :
19 process (Load, Clk, Rst)
20 | begin
21 if rising_edge(clk) then
22
          if Rst = '1' then
               info <= x"00";
23
24
          elsif Load = '1' then
25 ;
               info <= Load inp;
          else
26
27 !
              info <= info;
28 :
          end if;
     end if;
29 i
30 | end process;
31
32 | end Behavioral;
33
```



### 2.Arithmetic Logic Unit

### a. 2 to 1 Mux on 64 bits

Purpose: To pick between two 64bit options

### Inputs:

1. In1:64 bits, first option


2. In2:64 bits, second option

3. S:selection bit


### Outputs:

1. Outp: 64 bits, selected option

### Logic scheme:



### Black Box:





### VHDL Code:

```
library IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.NUMERIC STD.ALL;
 4 - entity mux_2tol_64bits is
 5 Port (inl: in STD LOGIC VECTOR (63 downto 0);
               in2 : in STD_LOGIC_VECTOR (63 downto 0);
 7
               s : in STD LOGIC;
 8
              outp : out STD LOGIC VECTOR (63 downto 0));
9 end mux_2tol_64bits;
10
11 - architecture Behavioral of mux_2tol_64bits is
12
13 | begin
14
15 outp <= inl when s = '0' else in2;
16
17 end Behavioral;
18
```



### b.4 to 1 mux on 64 bits

Purpose: To pick between 4 options on 64 bits

### Inputs:


1. In1, in2, in3, in4:64 bits option bitstrings

2. S: 2 bit selection bitstring


### Outputs

1. Outp: 64 bit selected bitstring

### Logic scheme:



### Black Box:





### Vhdl Code:

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
entity mux 4tol 64bits is
  Port (
      in1 : in std logic vector(63 downto 0);
      in2 : in std logic vector(63 downto 0);
      in3 : in std logic vector(63 downto 0);
     in4 : in std logic vector(63 downto 0);
      s : in std logic vector(1 downto 0);
      outp : out STD LOGIC VECTOR (63 downto 0)
      );
end mux_4tol_64bits;
□ architecture Behavioral of mux_4tol_64bits is
component mux 2tol 64bits is
      Port ( inl : in STD LOGIC VECTOR (63 downto 0);
            in2 : in STD LOGIC VECTOR (63 downto 0);
            s : in STD LOGIC;
            outp : out STD_LOGIC_VECTOR (63 downto 0));
end component mux_2tol_64bits;
  signal outp_muxl : std_logic_vector ( 63 downto 0);
  signal outp_mux2 : std_logic_vector ( 63 downto 0);
  begin
  c0: mux_2tol_64bits port map ( inl => inl, in2 => in2, s => s(0), outp => outp_muxl);
  cl: mux_2tol_64bits port map ( inl => in3, in2 => in4, s => s(0), outp => outp_mux2);
  c2: mux_2tol_64bits port map ( inl => outp_mux1, in2 => outp_mux2, s=>s(1), outp=>outp);
end Behavioral;
```



### c.8 to 1 mux on 64 bits

### Purpose:

To pick between 8 selections

### Inputs:


- 1. In1,in2, in3,in4,in5,in6,in7,in8 : selection 64-bit bitstrings
- 2. S:3 bit bitstring

### Outputs:


1. Outp: 64 -bit bitstring that has been selected by mux

Logic Scheme(on next page):

### Black box:







### Vhdl Code:

```
library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3 entity mux 8tol 64bits is
   Port ( inl : in std_logic_vector(63 downto 0);
4
            in2 : in std logic vector(63 downto 0);
5
 6
            in3 : in std logic vector(63 downto 0);
 7
            in4 : in std logic vector(63 downto 0);
8
            in5 : in std logic vector(63 downto 0);
9
            in6 : in std_logic_vector(63 downto 0);
10
            in7 : in std_logic_vector(63 downto 0);
            in8 : in std logic vector(63 downto 0);
12
            s : in std logic vector(2 downto 0);
            outp : out STD LOGIC VECTOR (63 downto 0)
13
14
             );
15 end mux_8tol_64bits;
16 - architecture Behavioral of mux_8tol_64bits is
```



```
17 🖯 component mux_4tol_64bits is
18 | Port (
19
     inl : in std logic vector(63 downto 0);
20 ;
        in2 : in std logic vector(63 downto 0);
21
       in3 : in std logic vector(63 downto 0);
in4: in std_logic_vector(63 downto 0);

s: in std_logic_vector(1 downto 0);

s: in std_logic_vector(1 downto 0);
        outp : out STD LOGIC VECTOR (63 downto 0)
24
25 );
26 end component mux_4tol_64bits;
27 © component mux_2tol_64bits is
 Port (inl: in STD_LOGIC_VECTOR (63 downto 0);
          in2 : in STD_LOGIC_VECTOR (63 downto 0);
s : in STD_LOGIC;
outp : out STD_LOGIC_VECTOR (63 downto 0));
 29
 30 :
 31
 32 @ end component mux_2tol_64bits;
 33     signal outp_mux1 : std_logic_vector ( 63 downto 0);
 35 begin
 36 0: mux_4tol_64bits port map ( in1 => in1, in2=> in2, in3=>in3, in4=>in4,
 37 🗀
                                    s => s(1 downto 0), outp => outp_muxl);
38 🗇 cl: mux_4tol_64bits port map ( in1 => in5, in2=> in6, in3=>in7, in4=>in8,
39 🗀
                                    s => s(1 downto 0), outp => outp_mux2);
40 c2: mux_2tol_64bits port map ( inl => outp_mux1, in2 => outp_mux2, s=>s(2), outp=>outp);
41 end Behavioral;
42
```



### d.Adder Unit

### i.1-bit full Adder

### Purpose:

To calculate the sum and carry-out of two bits and a carry-in.

### Inputs:

1. a: first input bit

2. b: second input bit


3. Cin: carry-in bit

### Outputs:

1. Cout: carry-out bit


2. S: sum bit

### Logic Scheme:





### Black Box:



### Vhdl Code:

```
1 ibrary IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
 3 :
 4 | entity full_adder_lbit is
      Port ( a : in STD LOGIC;
 5
              b : in STD LOGIC;
 6
 7
               Cin : in STD LOGIC;
               Cout : out STD LOGIC;
 8
 9
               S : out STD_LOGIC);
10 end full_adder_lbit;
11
12 architecture Behavioral of full_adder_lbit is
13
14
   begin
15
16 | S <= a xor b xor Cin;
17 | Cout <= (a and b) or (a and Cin) or (b and Cin);
18
19
   end Behavioral;
20
```



### ii.8-bit full adder

### Purpose:

To calculate the sum of two 8bit numbers

### Inputs:

1. A: 8bit input

2. B: 8bit input


3. Cin: carry-in input

### Outputs:


1. Cout: carry-out output

2. S: The sum of A and B and Carry-in on 8 bits

### Logic Scheme:



### Black box:





### Vhdl Code:

```
library IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
 3 - entity full adder 8bit is
 Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
              B : in STD LOGIC VECTOR (7 downto 0);
               Cin : in STD LOGIC;
               Cout : out STD LOGIC;
8 S : out STD LOGIC VECTOR (7 downto 0));
10 
architecture Behavioral of full_adder_8bit is
11 - component full_adder_lbit is
Port ( a : in STD_LOGIC;
b: in STD_LOGIC;
Cin: in STD_LOGIC;
Cout: out STD_LOGIC;
cout: out STD_LOGIC;
             Cout : out STD_LOGIC;
17 end component full_adder_lbit;
18 | signal inside_carries : std_logic_vector (8 downto 0);
19 begin
20 inside_carries(0) <= Cin;</pre>
21 ddders: for i in 0 to 7 generate
22
     adder: full_adder_lbit port map ( a => A(i), b=> B(i),
23
                                          cin => inside_carries(i), cout => inside_carries(i+1),
24
                                          S \Rightarrow S(i);
25 | end generate;
26   Cout <= inside_carries(8);</pre>
27 end Behavioral;
```



### iii.Adder-unit general structure

### Purpose:

To calculate the sum of two eight bit numbers. Because the result can be a 2's complement number on 9 bits, the two inputs have to be resized before calculating their sum.


### Inputs:

- 1. A: 8 bit number in 2's complement
- 2. B:8bit number in 2's complement

### Outputs:


1. S:9 bit number in 2's complement

### Logic Scheme:





### Black Box:



Vhdl Code:

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
     use IEEE.NUMERIC STD.ALL;
 4 - entity adder unit is
 5 Port ( A : in STD LOGIC VECTOR (7 downto 0);
                B : in STD LOGIC VECTOR (7 downto 0);
 7
                S : out STD LOGIC VECTOR (8 downto 0)
 8
             );
 10 - architecture Behavioral of adder_unit is
11 - component full_adder_8bit is
     Port ( A : in STD LOGIC VECTOR (7 downto 0);
12
13
              B : in STD LOGIC VECTOR (7 downto 0);
               Cin : in STD LOGIC;
14
               Cout : out STD LOGIC;
15
                S : out STD LOGIC VECTOR (7 downto 0));
17 end component full_adder_8bit;
18 - component full adder 1bit is
19 Port ( a : in STD LOGIC; b : in STD LOGIC;
              Cin : in STD LOGIC; Cout : out STD LOGIC;
20 !
21
              S : out STD LOGIC);
22 end component full_adder_lbit;
23 ; signal extended_a : std_logic_vector ( 8 downto 0);
24 signal extended_b : std_logic_vector ( 8 downto 0);
25 ; signal internal_carry : std logic;
27 | extended_a <= std logic vector(resize(signed(A), 9));</pre>
28     extended_b <= std_logic_vector(resize(signed(B), 9));</pre>
29 0 c0: full adder 8bit port map ( A => extended_a (7 downto 0), B => extended_b (7 downto 0),
                                    Cin=> '0', Cout => internal_carry, S => S(7 downto 0));
30 🗀
31 🖯 cl: full_adder_lbit port map ( a => extended_a (8),b => extended_b (8),
32 (
                                    Cin=> internal carry, Cout => open, S => S(8));
33 \(\hat{\text{-}}\) end Behavioral;
34
```

Didn't describe the logic behind the resizer because it's just a command in VHDL.



### e.Subtracter Unit

### i. 1-bit full Subtracter

### Purpose:

To calculate the difference between two one-bit numbers

### Inputs:

1. A: first 1bit number

2. B: second 1bit number


3. Bin: borrow-in bit

### Outputs:

1. Bout: borrow-out bit


2. D: difference bit

### Logic scheme:





### Black box:



### Code:

```
library IEEE;
 2  use IEEE.STD_LOGIC_1164.ALL;
3  entity full_subtracter_lbit is
       Port ( a : in STD LOGIC;
5 ¦
             b : in STD LOGIC;
6
              bin : in STD_LOGIC;
             bout : out STD LOGIC;
 7 :
              d : out STD LOGIC);
10 - architecture Behavioral of full_subtracter_lbit is
11 | begin
12 d <= a xor b xor bin;</pre>
13 | bout <= (not (a xor b) and bin) or (not a and b);
14 @ end Behavioral;
15
```



### ii. 8bit Full subtracter

### Purpose:

To calculate the difference between two eight-bit numbers.

### Inputs:

4. A: first 8bit number

5. B: second 8bit number


6. Bin: borrow-in bit

### Outputs:


3. Bout: borrow-out bit

4. D: difference 8-bit number

### Logic scheme:



### Black box:





### iii.Subtraction Unit General Structure

### Purpose:

To calculate the difference of two eight bit numbers. Because the result can be a 2's complement number on 9 bits, the two inputs have to be resized before calculating their difference.

### Inputs:


- 3. A:8 bit number in 2's complement
- 4. B:8bit number in 2's complement

### Outputs:

2. D: 9 bit number in 2's complement


Logic Scheme:







### Black Box:



### Vhdl Code:

```
1 library IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
 3 - entity full subtracter 8bit is
        Port ( a : in STD LOGIC VECTOR (7 downto 0);
 5
               b : in STD LOGIC VECTOR (7 downto 0);
               bin : in STD LOGIC;
 6
               bout : out STD LOGIC;
7
                d : out STD LOGIC VECTOR (7 downto 0));
9 end full subtracter 8bit;
10 - architecture Behavioral of full subtracter 8bit is
11 component full subtracter lbit is
       Port ( a : in STD LOGIC;
12
13
               b : in STD LOGIC;
14
               bin : in STD LOGIC;
               bout : out STD LOGIC;
15
16
               d : out STD LOGIC);
17 end component full_subtracter_lbit;
18 | signal inside_borrows : std logic vector (8 downto 0);
19 begin
20 inside_borrows(0) <= bin;</pre>
21 borrows: for i in 0 to 7 generate
22 borrow: full_subtracter_lbit port map ( a => a(i), b=> b(i),
23
                                                bin => inside borrows(i),
24
                                                bout=> inside_borrows(i+1),
25 🗀
                                                d \Rightarrow d(i);
26 end generate;
27 bout <= inside_borrows(8);</pre>
28 @ end Behavioral;
29
```



### f.Multiplier Unit


### i.State Diagram

Main Reasoning behind the Multiplication algorithm:

Shift and add:

Based on the bits of the first number, we can determine what shifted versions of the second we can add to the sum. The pro of this algorithm is the fact that it executes at most 8 additions. The cons are that it works only for numbers that are not in two's complement. This issue is solved by saving the sign difference, storing the absolute value of the numbers, and at the end, negate the result, if there was any difference between the signs

### State Diagram:





### Inputs:

- 1. In1: first number on 8 bits
- 2. In 2: second number on 8 bits
- 3. Clk: clock signal for sequential execution
- 4. Rst: Asynchronous reset

### Outputs:

1. Multiplication result on 16 bits

### Vhdl Code:

```
1 library IEEE;
2 | use IEEE.STD LOGIC 1164.ALL;
3 use IEEE.NUMERIC STD.ALL;
 4 - entity multiplier_16_bit is
 5 Port (
         inl : in STD LOGIC VECTOR (7 downto 0);
          in2 : in STD LOGIC VECTOR (7 downto 0);
          Clk : in STD LOGIC;
          Rst : in STD LOGIC;
10
           Outp : out STD LOGIC VECTOR (15 downto 0)
11 );
12 end multiplier 16 bit;
13 
architecture Behavioral of multiplier_16_bit is
14 - component full_adder_8bit is
          Port (
              A : in STD LOGIC VECTOR (7 downto 0);
               B : in STD LOGIC VECTOR (7 downto 0);
18 ;
               Cin : in STD LOGIC;
               Cout : out STD LOGIC;
20
               S : out STD LOGIC VECTOR (7 downto 0)
21
            );
22 end component;
```




```
type state type is (LOADING, COMPARE, ADD, SHOW RESULT);
24
         signal current_state: state_type := LOADING;
        signal store_nl: STD LOGIC VECTOR (7 downto 0) := x"00";
25
        signal store_n2 : STD_LOGIC_VECTOR (7 downto 0) := x"00";
26
27
       signal Accumulator : STD LOGIC VECTOR (15 downto 0) := x"0000";
       signal Step : STD LOGIC VECTOR (15 downto 0) := x"0000";
28
29
       signal Decision : STD LOGIC VECTOR (7 downto 0) := x"00";
30
       signal next_Accumulator: STD LOGIC VECTOR (15 downto 0) := x"0000"
       signal next_Step : STD LOGIC VECTOR (15 downto 0) := x"0000";
31
32
       signal next_Decision : STD_LOGIC_VECTOR (7 downto 0) := x"00";
       signal equal_zero : STD LOGIC := '0';
33
        signal internal carry : STD LOGIC := '0';
34
35
        signal different sign : STD LOGIC := '0';
36 begin
37 cl: full_adder_8bit port map (
          A => Accumulator (7 downto 0),
38
39 ;
           B => Step(7 downto 0),
40
           Cin => '0',
41
          Cout => internal carry,
42
            S => next_Accumulator(7 downto 0)
43 🖨
       );
44 🖯
        c2: full_adder_8bit port map (
         A => Accumulator(15 downto 8),
45
46
            B => Step(15 downto 8),
           Cin => internal_carry,
47
           Cout => open,
48
49
            S => next_Accumulator(15 downto 8)
50 🖒
        );
51
52
        next_Step <= Step(14 downto 0) & '0';
        next_Decision <= '0' & Decision(7 downto 1);</pre>
53
54
       equal_zero <= not (Decision(0) or Decision(1) or Decision(2) or
55 :
                         Decision(3) or Decision(4) or Decision(5) or
56
                         Decision(6) or Decision(7));
57 🖯
       process(CLK, RST)
58
       begin
         if Rst = '1' then
59 🖯
60
              current_state <= LOADING;
61
               Accumulator <= x"0000";
              Step <= x"0000";
62
              Decision <= x"00";
              store_nl <= x"00";
64
              store_n2 <= x"00";
different_sign <= '0';
65
66
67
               Outp <= x"0000";
68
          elsif rising edge(Clk) then
69 🖯
              case current state is
70 🖨
                   when LOADING =>
71
                      Accumulator <= x"0000";
72
                       Step(7 downto 0) <= std logic vector(abs(signed(in2)));
73
                      Step(15 downto 8) <= x"00";
74
                      Decision <= std logic vector(abs(signed(inl)));
75
                      current_state <= COMPARE;
76
                      store_nl <= inl;
77
                      store_n2 <= in2;
78
                       different_sign <= inl(7) xor in2(7);</pre>
79 🖨
                      Outp <= x"0000";
80 🖨
                   when COMPARE =>
81 🖨
                   if equal_zero = '1' then
                       current state <= SHOW RESULT:
82
```



```
83
                         else
84
                             current_state <= ADD;
85 🖨
                         end if;
86 🖯
                     when ADD =>
87 🖨
                         if Decision(0) = '1' then
88 ;
                             Accumulator <= next_Accumulator;
89 🖨
                         end if;
90
                         Step <= next_Step;
91
                         Decision <= next_Decision;</pre>
92 🖨
                         current_state <= COMPARE;
93 🖯
                     when SHOW_RESULT =>
94 🖨
                         if ((store_nl /= inl) or (store_n2 /= in2)) then
95 ¦
                             current_state <= LOADING;
96 🖨
                         end if;
97 🖨
                         if different_sign = '1' then
98
                             Outp <= std_logic_vector( resize((- signed( Accumulator )),16));
99
100
                             Outp <= Accumulator;
101 🖨
                          end if;
102 🗀
                 end case;
103 🖨
             end if;
104 🖨
        end process;
105 🖨 end Behavioral;
```

### Black box representation:



Logic representation hasn't been provided because the design is mostly behavioral, not structural, nor dataflow.




### g.Division Unit

### Algorithm:

Repeated subtraction. Works for unsigned numbers. To use it for number on two's complement we just have to extract absolute value, and after the result is give, add the signe to the representation.

### State Diagram:



### Inputs:

1. No1 : first 8bit number in 2's complement



- 2. No2: second 8bit number in 2's complement
- 3. Clk: clock signal
- 4. Rst: reset signal

#### **Outputs:**

- 1. Quotient: modulus of quotient value
- 2. Remainder: modulus of remainder value
- Sign bit: tells the output processor to put a minus sign or not in front of the quotient result
- 5. Zero div bit: is 1 when division by 0 takes place

#### Vhdl Code:

```
library IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.NUMERIC STD.ALL;
 4 \ominus entity division_unit is
 Port ( nol : in STD_LOGIC_VECTOR (7 downto 0);
       no2 : in STD_LOGIC_VECTOR (7 downto 0);
quotient: out std_logic_vector (7 downto 0);
             remainder: out std_logic_vector (7 downto 0);
9 ¦
             sign_bit: out std logic;
10
             zero_div: out std logic;
11
             clk : in STD LOGIC;
             rst : in STD LOGIC);
13 @ end division unit;
14 - architecture Behavioral of division unit is
15 component full subtracter 8bit is
16 ; Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
      b : in STD_LOGIC_VECTOR (7 downto 0);
17
18
             bin : in STD LOGIC;
19
             bout : out STD_LOGIC;
20
             d : out STD_LOGIC_VECTOR (7 downto 0));
21 @ end component full_subtracter_8bit;
22 🖯 component full adder 8bit is
B : in STD_LOGIC_VECTOR (7 downto 0);
24
             Cin : in STD LOGIC;
25
             Cout : out STD LOGIC;
26
     S : out STD_LOGIC_VECTOR (7 downto 0));
28 @ end component full adder 8bit;
29 type state_type is (LOADING, COMPARE, SUBTRACT, GIVE_RESULT);
30 | signal current_state: state_type := LOADING;
```



```
signal R : std logic vector ( 7 downto 0);
32 signal S : std logic vector ( 7 downto 0);
33 signal Q : std logic vector ( 7 downto 0);
34 | signal bigger : std logic;
35 signal equal : std_logic;
36 signal next_Q: std_logic_vector (7 downto 0);
37 signal next_R: std_logic_vector (7 downto 0);
38 signal nol_abs: std_logic_vector(7 downto 0);
39 signal no2_abs : std_logic_vector(7 downto 0);
40 | signal store_nl : std logic vector( 7 downto 0);
41 | signal store_n2 : std logic vector( 7 downto 0);
42 signal zero : std_logic;
43 | begin
44 bigger <= 'l' when UNSIGNED(R) > UNSIGNED(S) else '0';
45
    equal <= '1' when UNSIGNED(R) = UNSIGNED(S) else '0';
46 cl: full_subtracter_8bit port map ( a => R, b => S, bin => '0', bout => open, d=> next_R);
47 c2: full_adder_8bit port map( a => Q, b => x"00", Cin => '1', Cout => open, S => next_Q);
48 | sign_bit <= nol(7) xor no2(7);
49 zero <= not ( no2(0) or no2(1) or no2(2) or
50 ;
                no2(3) or no2(4) or no2(5) or
51
                   no2(6) or no2(7));
52 | zero_div <= zero;
53 | process(clk, rst)
54 begin
       if rst = '1' then
55
56
            current state <= LOADING;
57 :
            R <= std logic vector(abs(signed(nol)));</pre>
           S <= std_logic_vector(abs(signed(no2)));
58
           Q <= x"00";
store_nl <= nol;
59
60
61 :
             store n2 <= no2;
       elsif zero = '1' then
62
63
           current state <= LOADING;
64
        elsif rising edge(clk) then
65 🖨
           case current state is
66 🖯
                 when LOADING =>
67
                       R <= std logic vector(abs(signed(nol)));</pre>
68
                       S <= std logic vector(abs(signed(no2)));
69
                       Q \le x"00";
70
71
                       current state <= COMPARE;
                     store_nl <= nol;
72 🖒
                      store n2 <= no2;
73 🖯
                  when COMPARE =>
74 🖨
                     if (bigger = 'l' or equal = 'l') then
75
                           current_state <= SUBTRACT;
76
77
                           current_state <= GIVE_RESULT;
78 🗀
                      end if;
79 🖨
                 when SUBTRACT=>
80 ;
                      R <= next R;
81
                       Q <= next_Q;
82 🖨
                      current_state <= COMPARE;
83 🖨
                  when GIVE_RESULT=>
84 🖨
                      if store_nl /= nol or store_n2 /= no2 then
85 :
                          current_state <= LOADING;
86 🖒
                      end if;
87 ;
                       quotient <= Q;
88 🖒
                       remainder <= R;
```



```
89 ← end case;

90 ; end if;


91 ; end process;

92 ;

93 ← end Behavioral;

94 ;
```

#### Black box:



Logic representation hasn't been provided because the design is mostly behavioral, not structural, nor dataflow.



# h.Output processors

It's a collection of ROMs that have variable ranges.

Each digit of the number in base 10 has a corresponding seven-segment display value:

"C0"	0
"F9"	1
"A4"	2
"B0"	3
"99"	4
"92"	5
"82"	6
"F8"	7
"80"	8
"90"	9
"BF"	1,1
"AF"	'r'

- 1. Addition output processor
- 2. Subtraction output processor

Each number is directly converted from signed to integer and then to ROM(integer\_value).

Range is from -256 to 255. outp(31 downto 0) <= ROM(to\_integer(signed(inp))); outp(63 downto 32)<= x"C0C0C0C0";

3. Multiplication output processor

Same thing as above but from -32768 to 32767. outp <= ROM(to\_integer(signed(inp)));

4. Division output processor



Output is as follows:

sign <= x"C0" when sign\_bit = '0' else x"BF";

outp(63 downto 56) <= sign;

outp(55 downto 32) <= ROM(to\_integer(unsigned(quotient)));</pre>

outp(31 downto 24) <= x"AF";

outp(23 downto 0) <= ROM(to\_integer(unsigned(remainder)));</pre>

Total source code is provided in the attached source files.

Division display scheme on the seven segment display:





# i. ALU general structure

#### Purpose:

To calculate the 7segment result of two given input numbers in 8bits two's complement and a operation.

#### Inputs:

1. No1: first given number in two's complement

2. No2: second given number in two's complement

3. S: operation selection bits

4. Clk: clock signal


5. Rst : reset signal

#### **Outputs:**

1. Rez: 64 bits which represent the operation and input's result in 7 segment encoding




Logic Scheme:



# UNIVERSITATEA TEHNICĂ CLUJ-NAPOCA

# Black box:





#### Vhdl Code:

```
library IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.NUMERIC STD.ALL;
 4 - entity arithmetic logic unit is
        Port ( nol : in STD LOGIC VECTOR (7 downto 0);
 6
                 no2 : in STD LOGIC VECTOR (7 downto 0);
 7
                  s : in STD LOGIC VECTOR (2 downto 0);
                  clk : in std logic;
 9
                  rst : in std logic;
10
                  rez : out STD LOGIC VECTOR (63 downto 0));
12 - architecture Behavioral of arithmetic_logic_unit is
13 - component multiplier_16_bit is
     Port (inl : in STD LOGIC VECTOR (7 downto 0);
                 in2 : in STD LOGIC VECTOR (7 downto 0);
15
16 :
                  Clk : in STD LOGIC;
17
                  Rst : in STD LOGIC;
18 :
                  Outp : out STD LOGIC VECTOR (15 downto 0));
19   end component multiplier_16_bit;
20 🖯 component multiplication_output_processor is
21
         Port (
22
               inp : in std Logic vector (15 downto 0);
               outp: out std logic vector(63 downto 0)
23 :
24 i
           );
25 	end component multiplication_output_processor;
26 🖯 component division_unit is
Port ( nol : in STD_LOGIC_VECTOR (7 downto 0);
             no2 : in STD LOGIC_VECTOR (7 downto 0);
28
            quotient: out std logic vector (7 downto 0);
            remainder: out std_logic_vector (7 downto 0);
sign_bit: out std_logic;
30
31
            zero_div: out std_logic;
            clk : in STD_LOGIC;
rst : in STD_LOGIC);
33
34
35 end component division_unit;
36 🖯 component division_output_processor is
37
      Port (
         quotient: in std_logic_vector (7 downto 0);
            remainder: in std_logic_vector (7 downto 0);
sign_bit: in std_logic;
39
40
            outp : out std logic vector (63 downto 0));
42 end component division_output_processor;
43 \ominus component adder_unit is
    Port (
45
             A : in STD LOGIC VECTOR (7 downto 0);
             B : in STD LOGIC VECTOR (7 downto 0);
46
             S : out STD_LOGIC_VECTOR (8 downto 0)
48
          );
49 \bigcirc end component adder_unit;
50 🖯 component addition_output_processor is
51
     Port (
52
         inp : in std_logic_vector ( 8 downto 0);
         outp: out std logic vector( 63 downto 0)
54
         );
55 end component addition_output_processor;
```



```
56 🖯 component subtracter_unit is
  57
           Port (
                       A : in STD LOGIC VECTOR (7 downto 0);
  58
  59
                      B : in STD LOGIC VECTOR (7 downto 0);
  60 :
                       D : out STD LOGIC VECTOR (8 downto 0)
  61
          );
  62 @ end component subtracter unit;
  63 - component subtraction output processor is
  64
          Port.(
  65
                inp : in std logic vector ( 8 downto 0);
                 outp: out std logic vector( 63 downto 0)
  67 :
                );
  68 	end component subtraction_output_processor;
  69 - component mux 8tol 64bits is
  70 Port (
  71
         inl : in std logic vector(63 downto 0);
  72
           in2 : in std logic vector(63 downto 0);
          in3 : in std_logic_vector(63 downto 0);
in4 : in std_logic_vector(63 downto 0);
in5 : in std_logic_vector(63 downto 0);
in6 : in std_logic_vector(63 downto 0);
in7 : in std_logic_vector(63 downto 0);
  73
  74
  75
  76
  77
  78
           in8 : in std logic vector(63 downto 0);
  79
             s : in std logic vector(2 downto 0);
  80
              outp : out STD LOGIC VECTOR (63 downto 0)
  81
              );
  82 end component mux_8tol_64bits;
 83 🖯 component mux_2tol_64bits is
      Port ( inl : in STD_LOGIC_VECTOR (63 downto 0);
               in2 : in STD LOGIC VECTOR (63 downto 0);
                s : in STD_LOGIC;
 86
87
                outp : out STD LOGIC VECTOR (63 downto 0));
 88 \stackrel{\frown}{=} end component mux_2tol_64bits;
 89 signal nl_abs : std_logic_vector( 7 downto 0);
90 signal n2_abs : std_logic_vector( 7 downto 0);
 91 signal n1_n2_diff_sign : std_logic;
     signal rez string : std logic vector (63 downto 0);
 93
     signal add_rez_string : std_logic_vector (63 downto 0);
 94
     signal sub_rez_string : std logic vector (63 downto 0);
      signal mul_rez_string : std_logic_vector (63 downto 0);
     signal div_rez_string : std logic vector (63 downto 0);
 96
      signal inf_rez_string : std_logic_vector (63 downto 0) := x"CFAB8EEFABEF8F8D";
 97
      signal mux_div_string : std_logic_vector (63 downto 0);
 98
     signal zero div: std logic := '0';
100
     signal sign_bit: std_logic;
      signal add_rez : std logic vector ( 8 downto 0);
102 | signal add_final:std logic vector ( 8 downto 0);
103
104
     signal sub_rez : std_logic_vector ( 8 downto 0);
     signal sub_final: std logic vector ( 8 downto 0);
105 signal mul : std_logic_vector ( 15 downto 0);
     signal div : std logic_vector ( 15 downto 0);
106
107
     begin
108 oc: mux_2tol_64bits port map ( inl => div_rez_string, in2 => inf_rez_string,
                                  s => zero_div, outp => mux_div_string);
110 \stackrel{\frown}{\ominus} cl: mux_8tol_64bits port map ( inl => add_rez_string, in2 => sub_rez_string,
111
                                  in3 => mul_rez_string, in4 => mux_div_string,
                                   in5 => x"FFFFFFFFFFFF", in6 => x"FFFFFFFFFFF",
112
                                  in7 => x"FFFFFFFFFFFFFF", in8 => x"FFFFFFFFFFFFFF,
113
114 🖨
                                  s => s, outp => rez);
```



```
115 c2: adder_unit port map (A => no1, B => no2, S => add_final);
116 c3: subtracter unit port map (A => no1, B => no2, D => Sub final);
117 0 c4: multiplier_16_bit port map ( inl => nol, in2 => no2,
                                      Clk=> clk, Rst=> rst, Outp => mul);
119 🖨 c5: division_unit port map ( nol => nol, no2 => no2, quotient => div(15 downto 8),
120
                                  remainder => div(7 downto 0), sign bit=>sign bit,
121 🖨
                                 zero_div => zero_div, clk=> clk, rst=>rst);
122 ; c6: addition_output_processor port map (inp => add_final, outp => add_rez_string);
123 c7: subtraction_output_processor port map ( inp => sub_final, outp => sub_rez_string);
124 🖯 c8: division_output_processor port map ( quotient => div ( 15 downto 8),
125
                                             remainder=> div ( 7 downto 0),
126
                                             sign bit => sign bit,
127 🗀
                                              outp=> div_rez_string);
128 c9: multiplication_output_processor port map( inp => mul, outp => mul_rez_string);
129 end Behavioral;
130
```




# 3. Display Unit

# a. Eight-bit two's complement to seven segment display ROM

Same logic as the "Output Processor". Takes in a number in 8-bit 2's complement and outputs the corresponding bitstring.

#### Black box:



### b. Three-bit counter with clock divider

#### Purpose:

To alter between digits and allow the seven-segment displayer. Takes in the clock signal and every 100000 clock cycles goes to the next state (0 to 7)

#### Inputs:

1. Clk: clock signal


2. Rst: reset signal

### Outputs:

1. Outp: 3-bit signal which signals the state to the 7 segment displayer.




# Logic Scheme:





#### Black-box:



#### VHDL Code:

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.NUMERIC STD.ALL;
 4 - entity three bit counter is
       Port (
 6
            clk: in STD LOGIC;
7 :
           rst: in STD LOGIC;
            outp : out STD LOGIC VECTOR (2 downto 0));
9 end three bit counter;
10 
architecture Behavioral of three bit counter is
       signal state: unsigned(2 downto 0) := "000";
11 :
12
        signal counter : unsigned(16 downto 0) := (others => '0');
    constant divider: integer := 100000;
13 '
14 begin
15
       outp <= std logic vector(state);
       process(clk, rst)
16 🖯
17
       begin
18 🗇
           if rst = '1' then
19
               state <= "000";
                counter <= (others => '0');
20 '
21
            elsif rising edge(clk) then
22 🖨
               if counter = divider - 1 then
23
                   counter <= (others => '0');
24
                   state <= state + 1;
25 :
                else
26
                    counter <= counter + 1;
27 🖨
                end if;
28 🗀
            end if;
29 🖨
         end process;
30 @ end Behavioral;
```



# c.Seven segment displayer

# i. Three-bit decoder


#### Purpose:

To tell the Seven-segment display what digit position to display the selected digit onto.

Inputs: Inp: 3 bits


Outputs: Outp: 8 bits, active-low when corresponding combination is inserted.

#### Logic scheme:





#### Black box:



#### VHDL Code:

```
library IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.NUMERIC STD.ALL;
 4 - entity decoder_3_bit is
         Port (inp : in STD LOGIC VECTOR (2 downto 0);
                outp : out STD LOGIC VECTOR (7 downto 0));
 9 - architecture Behavioral of decoder_3_bit is
10
11 ; begin
12
13 | outp(0) <= '0' when inp = "000" else '1';
14 outp(1) <= '0' when inp = "001" else '1';
15 | outp(2) <= '0' when inp = "010" else '1';
16 ; outp(3) <= '0' when inp = "011" else '1';
17 outp(4) <= '0' when inp = "100" else '1';
18 ; outp(5) <= '0' when inp = "101" else 'l';
19 outp(6) <= '0' when inp = "110" else 'l';
20 | outp(7) <= '0' when inp = "111" else 'l';
21
22 🔴 end Behavioral;
```



#### ii. 8 to 1 Mux on 8 bits

#### Purpose:

Breaks down the 64-bit 7-segment info into separate digits for 'on-screen' writing Inputs:

- 1. Inp: the 64 bits that represent the choices
- 2. S: 3 bits that represent the choice bits


#### **Outputs:**

1. Outp: the selected 8 bits

#### VHDL code:

```
library IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.NUMERIC STD.ALL;
 4 | entity mux_8tol_8bit is
       Port (inp : in STD LOGIC VECTOR (63 downto 0);
                 s : in STD LOGIC VECTOR (2 downto 0);
                 outp : out STD LOGIC VECTOR (7 downto 0));
 8 end mux 8tol 8bit;
 9 | architecture Behavioral of mux_8tol_8bit is
10 begin
11 \bigcirc outp <= inp(7 downto 0) when s = "000" else
             inp(15 \text{ downto 8}) when s = "001" else
12
13
             inp(23 downto 16) when s = "010" else
14
             inp(31 downto 24) when s = "011" else
15
             inp(39 \text{ downto } 32) \text{ when } s = "100" \text{ else}
16
             inp(47 \text{ downto } 40) \text{ when } s = "101" \text{ else}
17
             inp(55 downto 48) when s = "110" else
             inp(63 \text{ downto } 56) \text{ when } s = "111";
19 end Behavioral;
```

#### Black box:





# iii.Seven Segment Displayer General Structure

#### Purpose:

To select and transfer the given 7-segment information required to be displayed.

#### Inputs:


- 1. Info: the total 64-string to be displayed on the 7-segment display
- 2. State: 3-bits which decide the output

#### Outputs:

- 1. Digit\_info : that's the multiplexed digit info
- 2. Anodes: what's the chosen digit to write to

#### Logic Scheme:

#### Black box:





#### Vhdl Code:

```
library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3 use IEEE.NUMERIC STD.ALL;
4 | entity seven_seg_displayer is
5
      Port ( info : in STD LOGIC VECTOR (63 downto 0);
                state : in STD LOGIC VECTOR (2 downto 0);
 6
7
                digit_info : out STD LOGIC VECTOR (7 downto 0);
8
                anodes : out STD LOGIC VECTOR (7 downto 0));
9
    end seven_seg_displayer;
10
11 ;
    architecture Behavioral of seven_seg_displayer is
12
13 ; component mux_8tol_8bit is
14
      Port ( inp : in STD_LOGIC_VECTOR (63 downto 0);
15
                s : in STD LOGIC VECTOR (2 downto 0);
               outp : out STD LOGIC VECTOR (7 downto 0));
16
17 end component mux_8tol_8bit;
18
19 component decoder 3 bit is
Port (inp: in STD_LOGIC_VECTOR (2 downto 0);
outp: out STD_LOGIC_VECTOR (7 downto 0
              outp : out STD LOGIC VECTOR (7 downto 0));
22 end component decoder_3_bit;
23
24
   begin
25 ; c0: decoder 3 bit port map (inp => state, outp => anodes);
26 cl: mux 8tol 8bit port map (inp => info, s => state, outp => digit info);
27 end Behavioral;
28
```



# d. Display Unit general Structure

#### Purpose:

To take the input numbers and the ALU Result and show those on the 7-segment display.

#### Inputs:

1. No1 : the first inserted 8-bit 2's complement number

2. No2: the second inserted 8-bit 2's complement number

3. Rez: the ALU result


4. Clk: clock signal

5. Rst: reset signal

6. S: picks between displaying input numbers and result


#### Outputs:

- 1. Digit\_info : the 7-segment information which choses which segment lights up
- 2. Anode\_info : 8-bits which pick the target 7-segment digit





#### Black box:



#### VHDL Code:

```
library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.NUMERIC STD.ALL;
 5 \ominus entity display_unit is
 6 Port ( nol : in STD_LOGIC_VECTOR (7 downto 0);
 7
               no2 : in STD LOGIC VECTOR (7 downto 0);
 8
                rez : in STD_LOGIC_VECTOR (63 downto 0);
 9 :
               s : in STD_LOGIC;
10
               clk : in STD LOGIC;
11
               rst : in STD_LOGIC;
             digit_info : out STD_LOGIC_VECTOR (7 downto 0);
anode_info : out STD_LOGIC_VECTOR (7 downto 0));
12
13
14 @ end display_unit;
```



```
15
  16 - architecture Behavioral of display unit is
  17 component Eight_bit_twos_complement_to_seven_seg_display is
       Port ( number : in STD LOGIC VECTOR (7 downto 0);
  19
                display : out STD LOGIC VECTOR (31 downto 0));
  20 	end component Eight_bit_twos_complement_to_seven_seg_display;
  21 - component mux 2tol 64bits is
  22 Port (inl : in STD LOGIC VECTOR (63 downto 0);
  23 :
                  in2 : in STD LOGIC VECTOR (63 downto 0);
  24
                  s : in STD LOGIC;
  25 !
                  outp : out STD LOGIC VECTOR (63 downto 0));
  26 end component mux_2tol_64bits;
  27 component three bit counter is
       Port ( clk : in STD LOGIC;
  28 :
                 rst : in STD LOGIC;
  29 i
  30 !
                  outp : out STD LOGIC VECTOR (2 downto 0));
  31 	end component three_bit_counter;
  32 - component seven_seg_displayer is
       Port ( info : in STD LOGIC VECTOR (63 downto 0);
  33
                  state : in STD LOGIC VECTOR (2 downto 0);
  34 |
                 digit_info : out STD LOGIC VECTOR (7 downto 0);
  35 :
  36
                 anodes : out STD_LOGIC_VECTOR (7 downto 0));
  37 
end component seven_seg_displayer;
  38 | signal rnl_concat_rn2 : std logic vector (63 downto 0);
  39 | signal nl : STD LOGIC VECTOR (7 downto 0);
  40 : signal n2 : STD LOGIC VECTOR (7 downto 0);
  41 signal decision : std logic vector (63 downto 0);
  42 | signal state_cnt : std logic vector (2 downto 0);
 43 begin
 begin
 nl <= nol;
 n2 <= no2;
c0: Eight bit twos complement to seven seg display port map ( number => nl,
                                 display => rnl_concat_rn2 (63 downto 32));

    cl: Eight_bit_twos_complement_to_seven_seg_display port map ( number => n2,

                                 display => rnl_concat_rn2 (31 downto 0));
= c3: mux_2tol_64bits port map ( inl => rez , in2 => rnl_concat_rn2 ,
                                s => s, outp => decision);
 c4: three_bit_counter port map ( clk =>clk, rst => rst, outp => state_cnt);
9 c7: seven_seg_displayer port map ( info => decision, state => state_cnt,
                                  digit info => digit info, anodes => anode info);
 end Behavioral;
```



### **4.Execution Unit General Structure**

#### Purpose:

To execute all computation required by the control unit.


#### Inputs:

- 1. N1: first input number in 8bits two's complement
- 2. N2: second input number in 8bits two's complement
- 3. S: three bit choice signal

#### Outputs:

- 1. Digit\_info : same as Display Unit
- 2. Anode\_info: same as Display Unit

#### Logic scheme:





Black Box: (Shown above in component block diagram)

#### Vhdl Code:

```
library IEEE;
2 | use IEEE.STD LOGIC 1164.ALL;
3  entity Execution_Unit is
      Port (
5
            nl : in std_logic_vector ( 7 downto 0);
6
            n2 : in std_logic_vector ( 7 downto 0);
            s : in std_logic_vector ( 2 downto 0);
 7
8
             clk: in std logic;
9
             rst: in std logic;
10
             digit_info : out STD_LOGIC_VECTOR (7 downto 0);
             anode_info : out STD LOGIC VECTOR (7 downto 0));
11
12 end Execution_Unit;
13 🖨 architecture Behavioral of Execution_Unit is
14 - component display unit is
     Port ( nol : in STD LOGIC VECTOR (7 downto 0);
         no2 : in STD_LOGIC_VECTOR (7 downto 0);
rez : in STD_LOGIC_VECTOR (63 downto 0);
17
18 ;
              s : in STD LOGIC;
19
               clk : in STD LOGIC;
20
               rst : in STD LOGIC;
21
               digit_info : out STD LOGIC VECTOR (7 downto 0);
22
                anode info : out STD LOGIC VECTOR (7 downto 0));
23 @ end component display unit;
24 🖯 component arithmetic_logic_unit is
25 ; Port ( nol : in STD_LOGIC_VECTOR (7 downto 0);
               no2 : in STD LOGIC VECTOR (7 downto 0);
26
               s : in STD_LOGIC_VECTOR (2 downto 0);
27
28
               clk : in std logic;
29
               rst : in std logic;
               rez : out STD LOGIC VECTOR (63 downto 0));
31 \(\hhharmon\) end component arithmetic_logic_unit;
32 - component data register 8 bit is
      Port ( Load : in STD LOGIC;
        Clk : in STD_LOGIC;
Rst : in STD_LOGIC;
34
35
 Load_inp : in STD_LOGIC_VECTOR (7 downto 0);
Outp : out STD_LOGIC_VECTOR (7 downto 0));
 38 end component data_register_8_bit;
 39    signal nol_stored : std_logic_vector ( 7 downto 0);
 40    signal no2_stored : std_logic_vector ( 7 downto 0);
41    signal rez : std_logic_vector ( 63 downto 0);
 42 begin
 43 \bigcirc c0: data_register_8_bit port map ( Load => s(2), C1k => c1k,
 44 🖯
                                        Rst => rst, Load_inp => nl, outp => nol_stored);
 45 🖯 cl: data_register_8_bit port map ( Load => s(2), Clk => clk,
 46 🖨
                                        Rst => rst, Load_inp => n2, outp => no2_stored);
 47 🖯 c2: arithmetic_logic_unit port map ( nol => nol_stored, no2 => no2_stored,
                                           s => s, clk=>clk, rst => rst, rez => rez);
 49 \odot c3: display_unit port map ( nol => nol_stored, no2 => no2_stored, rez => rez, s => s(2),
                    clk => clk, rst => rst, digit_info => digit_info, anode_info => anode_info);
50 🖒
51 @ end Behavioral;
52
```



# Control unit

# **Button Push Decoder Logic**

Here is the decoder logic for the button pushes

Add Button	Subtraction	Multiplication	Division	Result
	Button	Button	Button	
1	0	0	0	000
0	1	0	0	001
0	0	1	0	010
0	0	0	1	011
Other cases	Other cases	Other Cases	Other Cases	100

<sup>&</sup>quot;Result" is directly sent as 's' towards the execution unit.

Purpose:

To control the operation of the whole project.

Inputs / Outputs / Black box: Exemplified in the Component block diagram

VHDL Code:



```
library IEEE;
2 | use IEEE.STD LOGIC 1164.ALL;
3 🖯 entity Control Unit is
      Port ( N1 : in STD_LOGIC_VECTOR (7 downto 0); --
             N2 : in STD LOGIC VECTOR (7 downto 0); --
 5
             Add button : in STD LOGIC;
             Sub_button : in STD LOGIC;
            Mul_button : in STD_LOGIC;
8
 9
              Div button : in STD LOGIC;
            Rst_button : in STD_LOGIC;
10
11
             Clk : in STD LOGIC;
            N1_eu : out STD_LOGIC_VECTOR (7 downto 0);
13 ;
            N2_eu : out STD_LOGIC_VECTOR (7 downto 0);
14
15
            restart_eu : out std_logic;
OP : out STD_LOGIC_VECTOR (2 downto 0);
            seven_seg_eu : in STD_LOGIC_VECTOR (15 downto 0);
16
             seven_seg : out STD_LOGIC_VECTOR (15 downto 0));
18 end Control_Unit;
19 🗇 architecture Behavioral of Control_Unit is
20
        type state_type is ( RESET, WAIT_OP, ADD, SUB, MUL, DIV);
        signal current_state : state_type := RESET;
       signal operation : std logic vector (2 downto 0) := "100";
23 | begin
30 □
      if rising edge(clk) then
31
            restart_eu <= '0';
32 🖯
            case current state is
33 🖯
                when RESET =>
34
                     operation <= "100";
35
                     restart_eu <= '1';
36 🖨
                     current_state <= WAIT_OP;
37 ⊡
                  when WAIT OP =>
38
                     operation <= "100";
39 Ö
                     if Add_button = '1' then
40
                        current_state <= ADD;
41
                      elsif sub_button = '1' then
42
                         current_state <= SUB;
43
                      elsif mul button = '1' then
44
                         current_state <= MUL;
45
                      elsif div_button = '1' then
46
                         current_state <= DIV;
                      elsif rst button = '1' then
48
                          current_state <= RESET;
                end if;
49 🗀
50 🖨
                  when ADD =>
51 ;
                    operation <= "000";
52 🖯
                     if rst_button = '1' then
53 :
                        current state <= RESET;
54 🖨
                     end if;
```



```
55 🖨
       when SUB =>
56
                operation <= "001";
57 🖨
                 if rst_button = '1' then
58 ;
                    current state <= RESET;
              end if;
59 🖨
            when MUL =>
60 🖯
               operation <= "010";
61
62 🖨
                 if rst button = '1' then
63
                     current_state <= RESET;
              end if;
64 🖨
      when DIV =>
65 🖯
66
              operation <= "011";
67 🖯
                 if rst_button = '1' then
68
                    current state <= RESET;
              end if;
69 🖨
       end case;
70 🖨
71 end if;
72 ← end process;
73
74 \(\hat{\text{-}}\) end Behavioral;
75
```

State Diagram: Has been shown in the introduction.