

Table 2. Instruction Set Summary

Mnemonic and Description	Instruction Code			
DATA TRANSFER				
MOV = Move:	76543210	76543210	76543210	76543210
Register/Memory to/from Register	100010dw	mod reg r/m		
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w = 1
Immediate to Register	1 0 1 1 w reg	data	data if w = 1	
Memory to Accumulator	1010000w	addr-low	addr-high	
Accumulator to Memory	1010001w	addr-low	addr-high	
Register/Memory to Segment Register	10001110	mod 0 reg r/m		
Segment Register to Register/Memory	10001100	mod 0 reg r/m		
PUSH = Push:				
Register/Memory	11111111	mod 1 1 0 r/m		
Register	0 1 0 1 0 reg]		
Segment Register	0 0 0 reg 1 1 0]		
POP = Pop:				
Register/Memory	10001111	mod 0 0 0 r/m		
Register	0 1 0 1 1 reg]		
Segment Register	0 0 0 reg 1 1 1]		
XCHG = Exchange:				
Register/Memory with Register	1000011w	mod reg r/m		
Register with Accumulator	1 0 0 1 0 reg]		
IN = Input from:		-		
Fixed Port	1110010w	port		
Variable Port	1110110w]		
OUT = Output to:				
Fixed Port	1110011w	port		
Variable Port	1110111w]		
XLAT = Translate Byte to AL	11010111]		
LEA = Load EA to Register	10001101	mod reg r/m		
LDS = Load Pointer to DS	11000101	mod reg r/m		
LES = Load Pointer to ES	11000100	mod reg r/m		
LAHF = Load AH with Flags	10011111]		
SAHF = Store AH into Flags	10011110]		
PUSHF = Push Flags	10011100]		
POPF = Pop Flags	10011101]		

Mnemonics © Intel, 1978



Table 2. Instruction Set Summary (Continued)

Mnemonic and Description	Instruction Code			
ARITHMETIC ADD = Add:	76543210	76543210	76543210	76543210
Reg./Memory with Register to Either	00000dw	mod reg r/m		
Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	data	data if s: w = 01
Immediate to Accumulator	000000sW	data	data if w = 1	data ii s. w = 01
		uata	uata II W — I	
ADC = Add with Carry:				
Reg./Memory with Register to Either	000100dw	mod reg r/m		
Immediate to Register/Memory	100000sw	mod 0 1 0 r/m	data	data if s: w = 01
Immediate to Accumulator	0001010w	data	data if w = 1	
INC = Increment:				
Register/Memory	1111111w	mod 0 0 0 r/m		
Register	0 1 0 0 0 reg			
AAA = ASCII Adjust for Add	00110111			
BAA = Decimal Adjust for Add	00100111			
SUB = Subtract:				
Reg./Memory and Register to Either	001010dw	mod reg r/m		
Immediate from Register/Memory	100000sw	mod 1 0 1 r/m	data	data if s w = 01
Immediate from Accumulator	0010110w	data	data if w = 1	
SSB = Subtract with Borrow				
Reg./Memory and Register to Either	000110dw	mod reg r/m		
Immediate from Register/Memory	100000sw	mod 0 1 1 r/m	data	data if s w = 01
Immediate from Accumulator	000111w	data	data if w = 1	
DEC = Decrement:				
Register/memory	1111111w	mod 0 0 1 r/m		
Register	01001 reg			
NEG = Change sign	1111011w	mod 0 1 1 r/m		
CMP = Compare:				
Register/Memory and Register	001110dw	mod reg r/m		
Immediate with Register/Memory	100000sw	mod 1 1 1 r/m	data	data if s w = 01
Immediate with Accumulator	0011110w	data	data if w = 1	
AAS = ASCII Adjust for Subtract	00111111			
DAS = Decimal Adjust for Subtract	00101111			
MUL = Multiply (Unsigned)	1111011w	mod 1 0 0 r/m		
IMUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m		
AAM = ASCII Adjust for Multiply	11010100	00001010		
DIV = Divide (Unsigned)	1111011w	mod 1 1 0 r/m		
IDIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m		
AAD = ASCII Adjust for Divide	11010101	00001010		
CBW = Convert Byte to Word	10011000			
CWD = Convert Word to Double Word	10011001			
		ı		

Mnemonics © Intel, 1978



Table 2. Instruction Set Summary (Continued)

Mnemonic and Description	Instruction Code			
LOGIC	76543210	76543210	76543210	76543210
NOT = Invert	1111011w	mod 0 1 0 r/m		
SHL/SAL = Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m		
SHR = Shift Logical Right	110100vw	mod 1 0 1 r/m		
SAR = Shift Arithmetic Right	110100vw	mod 1 1 1 r/m		
ROL = Rotate Left	110100vw	mod 0 0 0 r/m		
ROR = Rotate Right	110100vw	mod 0 0 1 r/m		
RCL = Rotate Through Carry Flag Left	110100vw	mod 0 1 0 r/m		
RCR = Rotate Through Carry Right	110100vw	mod 0 1 1 r/m		
AND = And:				
Reg./Memory and Register to Either	001000dw	mod reg r/m		
Immediate to Register/Memory	100000w	mod 1 0 0 r/m	data	data if w = 1
Immediate to Accumulator	0010010w	data	data if w = 1	
TEST = And Function to Flags, No Result:				
Register/Memory and Register	1000010w	mod reg r/m		
Immediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	data	data if w = 1
Immediate Data and Accumulator	1010100w	data	data if w = 1	
OR = Or:				
Reg./Memory and Register to Either	000010dw	mod reg r/m		
Immediate to Register/Memory	100000w	mod 0 0 1 r/m	data	data if w = 1
Immediate to Accumulator	0000110w	data	data if w = 1	
XOR = Exclusive or:				
Reg./Memory and Register to Either	001100dw	mod reg r/m		
Immediate to Register/Memory	100000w	mod 1 1 0 r/m	data	data if w = 1
Immediate to Accumulator	0011010w	data	data if w = 1	
STRING MANIPULATION				
REP = Repeat	1111001z			
MOVS = Move Byte/Word	1010010w			
CMPS = Compare Byte/Word	1010011w			
SCAS = Scan Byte/Word	1010111w			
LODS = Load Byte/Wd to AL/AX	1010110w			
STOS = Stor Byte/Wd from AL/A	1010101w			
CONTROL TRANSFER				
CALL = Call:				
Direct within Segment	11101000	disp-low	disp-high	
Indirect within Segment	11111111	mod 0 1 0 r/m		
Direct Intersegment	10011010	offset-low	offset-high	
		seg-low	seg-high	
Indirect Intersegment	11111111	mod 0 1 1 r/m		

Mnemonics © Intel, 1978



Table 2. Instruction Set Summary (Continued)

Mnemonic and				
Description				
JMP = Unconditional Jump:	76543210	76543210	76543210	
irect within Segment	11101001	disp-low	disp-high	
irect within Segment-Short	11101011	disp		
direct within Segment	11111111	mod 1 0 0 r/m		
irect Intersegment	11101010	offset-low	offset-high	
		seg-low	seg-high	
direct Intersegment	11111111	mod 1 0 1 r/m		
ET = Return from CALL:				
/ithin Segment	11000011			
thin Seg Adding Immed to SP	11000010	data-low	data-high	
tersegment	11001011			
ersegment Adding Immediate to SP	11001010	data-low	data-high	
/JZ = Jump on Equal/Zero	01110100	disp		
./JNGE = Jump on Less/Not Greater or Equal	01111100	disp		
E/JNG = Jump on Less or Equal/ Not Greater	01111110	disp		
/JNAE = Jump on Below/Not Above or Equal	01110010	disp		
E/JNA = Jump on Below or Equal/ Not Above	01110110	disp		
/JPE = Jump on Parity/Parity Even	01111010	disp		
= Jump on Overflow	01110000	disp		
= Jump on Sign	01111000	disp		
E/JNZ = Jump on Not Equal/Not Zero	01110101	disp		
_/JGE = Jump on Not Less/Greater or Equal	01111101	disp		
NLE/JG = Jump on Not Less or Equal/ Greater	01111111	disp		
NB/JAE = Jump on Not Below/Above or Equal	01110011	disp		
NBE/JA = Jump on Not Below or Equal/Above	01110111	disp		
IP/JPO = Jump on Not Par/Par Odd	01111011	disp		
) = Jump on Not Overflow	01110001	disp		
S = Jump on Not Sign	01111001	disp		
OP = Loop CX Times	11100010	disp		
OOPZ/LOOPE = Loop While Zero/Equal	11100001	disp		
DOPNZ/LOOPNE = Loop While Not Zero/Equal	11100000	disp		
CXZ = Jump on CX Zero	11100011	disp		
T = Interrupt				
pe Specified	11001101	type		
/pe 3	11001100			
ITO = Interrupt on Overflow	11001110			
RET = Interrupt Return	11001111			



Table 2. Instruction Set Summary (Continued)

Mnemonic and Description	Instruction Code		
	76543210	76543210	
PROCESSOR CONTROL			
CLC = Clear Carry	11111000		
CMC = Complement Carry	11110101		
STC = Set Carry	11111001		
CLD = Clear Direction	11111100		
STD = Set Direction	11111101		
CLI = Clear Interrupt	11111010		
STI = Set Interrupt	11111011		
HLT = Halt	11110100		
WAIT = Wait	10011011		
ESC = Escape (to External Device)	11011xxx	mod x x x r/m	
LOCK = Bus Lock Prefix	11110000		

NOTES:

AL = 8-bit accumulator AX = 16-bit accumulator CX = Count register

DS = Data segment

ES = Extra segment

Above/below refers to unsigned value Greater = more positive:

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg if w = 1 then word instruction; if w = 0 then byte instruc-

tion if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to

16 bits, disp-high is absent if mod = 10 then DISP = disp-high; disp-low

If mod = 10 then DISP = disp-nigh; disp-low if r/m = 000 then EA = (BX) + (SI) + DISP if r/m = 001 then EA = (BX) + (DI) + DISP if r/m = 010 then EA = (BP) + (SI) + DISP if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP* if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if re-

quired)

*except if mod = 00 and r/m = 110 then EA = disp-high; disp-low.

Mnemonics © Intel, 1978

- if s w = 01 then 16 bits of immediate data form the operand
- if s w = 11 then an immediate data byte is sign extended to form the 16-bit operand
- if v = 0 then "count" = 1; if v = 1 then "count" in (CL)
- x = don't care
- z is used for string primitives for comparison with ZF FLAG

SEGMENT OVERRIDE PREFIX

001 reg 110

REG is assigned according to the following table:

16-Bit (\	w = 1)	8-Bit (w = 0)		Segment	
000	AX	000	AL	00 ES	1
001	CX	001	CL	01 CS	
010	DX	010	DL	10 SS	
011	BX	011	BL	11 DS	
100	SP	100	AH		
101	BP	101	CH		ŀ
110	SI	110	DH		
111	DI	111	BH		

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

 $\mathsf{FLAGS} \ = \ \mathsf{X} : \mathsf{X} : \mathsf{X} : \mathsf{X} : \mathsf{(OF)} : \mathsf{(DF)} : \mathsf{(IF)} : \mathsf{(SF)} : \mathsf{(ZF)} : \mathsf{X} : \mathsf{(AF)} : \mathsf{X} : \mathsf{(PF)} : \mathsf{X} : \mathsf{(CF)}$

DATA SHEET REVISION REVIEW

The following list represents key differences between this and the -004 data sheet. Please review this summary carefully.

- 1. The Intel 8086 implementation technology (HMOS) has been changed to (HMOS-III).
- 2. Delete all "changes from 1985 Handbook Specification" sentences.