Features

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-Chip 2-cycle Multiplier
- Non-volatile Program and Data Memories
 - 16K bytes of In-System Self-Programmable Flash

Endurance: 10,000 Write/Erase Cycles

 Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation

- 512 bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

- 1K byte Internal SRAM
- Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - 4 x 25 Segment LCD Driver
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Universal Serial Interface with Start Condition Detector
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 53 Programmable I/O Lines
 - 64-lead TQFP and 64-pad QFN/MLF
- Speed Grade:
 - ATmega169V: 0 4 MHz @ 1.8 5.5V, 0 8 MHz @ 2.7 5.5V
 - ATmega169: 0 8 MHz @ 2.7 5.5V, 0 16 MHz @ 4.5 5.5V
- Temperature range:
 - -40°C to 85°C Industrial
- Ultra-Low Power Consumption
 - Active Mode:
 - 1 MHz, 1.8V: 350µA

32 kHz, 1.8V: 20µA (including Oscillator)

32 kHz, 1.8V: 40µA (including Oscillator and LCD)

- Power-down Mode:

0.1µA at 1.8V



8-bit **AVR**®
Microcontroller with 16K Bytes In-System
Programmable Flash

ATmega169V ATmega169

Preliminary Summary


2514LS-AVR-03/05





Pin Configurations

Figure 1. Pinout ATmega169



Note: The large center pad underneath the QFN/MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Overview

The ATmega169 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega169 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega169 provides the following features: 16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 53 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, a complete On-chip LCD controller with internal step-up voltage, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Powerdown mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer and the LCD controller continues to run, allowing the user to maintain a timer base and operate the LCD display while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer, LCD controller and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega169 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega169 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

Pin Descriptions

VCC Digital supply voltage.

GND Ground.

Port A (PA7..PA0) Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink

and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega169 as listed

on page 60.

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset

condition becomes active, even if the clock is not running. Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega169 as listed

on page 61.

Port C (PC7..PC0) Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega169 as listed on page

64.

Port D (PD7..PD0) Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega169 as listed

on page 66.

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega169 as listed on page 68.

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output

Port B (PB7..PB0)

Port E (PE7..PE0)

Port F (PF7..PF0)



buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface.

Port G (PG4..PG0)

Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega169 as listed on page 68.

RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 16 on page 38. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting Oscillator amplifier.

AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

AREF

This is the analog reference pin for the A/D Converter.

LCDCAP

An external capacitor (typical > 470 nF) must be connected to the LCDCAP pin as shown in Figure 98. This capacitor acts as a reservoir for LCD power (V_{LCD}). A large capacitance reduces ripple on V_{LCD} but increases the time until VLCD reaches its target value.

Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
										rage
(0xFF)	Reserved	-	-	-	-	_	_	_	-	000
(0xFE) (0xFD)	LCDDR18 LCDDR17	- SEG323	- SEG322	- SEG321	- SEG320	- SEG319	SEG318	- SEG317	SEG324 SEG316	228 228
(0xFD)	LCDDR17	SEG323 SEG315	SEG322 SEG314	SEG321 SEG313	SEG320 SEG312	SEG319 SEG311	SEG310	SEG309	SEG316 SEG308	228
(0xFC)	LCDDR16	SEG313	SEG314 SEG306	SEG305	SEG312 SEG304	SEG311	SEG302	SEG309	SEG308 SEG300	228
(0xFA)	Reserved	-	-	-	-	-	-	-	- -	220
(0xF9)	LCDDR13	_	_	_	_	_	_	_	SEG224	228
(0xF8)	LCDDR12	SEG223	SEG222	SEG221	SEG220	SEG219	SEG218	SEG217	SEG216	228
(0xF7)	LCDDR11	SEG215	SEG214	SEG213	SEG212	SEG211	SEG210	SEG209	SEG208	228
(0xF6)	LCDDR10	SEG207	SEG206	SEG205	SEG204	SEG203	SEG202	SEG201	SEG200	228
(0xF5)	Reserved	-	_	_	_	_	-	_	-	
(0xF4)	LCDDR8	-	-	_	_	-	-	-	SEG124	228
(0xF3)	LCDDR7	SEG123	SEG122	SEG121	SEG120	SEG119	SEG118	SEG117	SEG116	228
(0xF2)	LCDDR6	SEG115	SEG114	SEG113	SEG112	SEG111	SEG110	SEG109	SEG108	228
(0xF1)	LCDDR5	SEG107	SEG106	SEG105	SEG104	SEG103	SEG102	SEG101	SEG100	228
(0xF0)	Reserved	_	_	_	-	=	_	-	-	
(0xEF)	LCDDR3	_	_	_	-	=	_	-	SEG024	228
(0xEE)	LCDDR2	SEG023	SEG022	SEG021	SEG020	SEG019	SEG018	SEG017	SEG016	228
(0xED)	LCDDR1	SEG015	SEG014	SEG013	SEG012	SEG011	SEG010	SEG09	SEG008	228
(0xEC)	LCDDR0	SEG007	SEG006	SEG005	SEG004	SEG003	SEG002	SEG001	SEG000	228
(0xEB)	Reserved	-	-	-	-	-	-	-	-	
(0xEA)	Reserved	-	-	-	_	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	-	-	_	-	-	-	-	-	
(0xE7)	LCDCCR	LCDCD2	LCDCD1	LCDCC0	-	LCDCC3	LCDCC2	LCDCC1	LCDCC0	226
(0xE6)	LCDFRR	-	LCDPS2	LCDPS1	LCDPS0	-	LCDCD2	LCDCD1	LCDCD0	224
(0xE5)	LCDCRB	LCDCS	LCD2B	LCDMUX1	LCDMUX0	-	LCDPM2	LCDPM1	LCDPM0	223
(0xE4)	LCDCRA	LCDEN	LCDAB	-	LCDIF	LCDIE	-	_	LCDBL	222
(0xE3)	Reserved	-	-	-	-	-	-	_	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-	-	-	-	-	
(0xE0)	Reserved	_	-	-	_	-	-	-	-	
(0xDF)	Reserved	_	_	-	-	-	-	-	-	
(0xDE)	Reserved	_	-	-	_	-	-	_	_	
(0xDD)	Reserved	_	-	_	-	-	-	-	-	
(0xDC)	Reserved	-	-	-		-	-	-	-	
(0xDB)	Reserved	_	-	_	_	_	_	_	_	
(0xDA)	Reserved	_	-	-	_	-	-	_	_	
(0xD9)	Reserved	_	-	_	_	-	-	_	_	
(0xD8)	Reserved	_	-	-	-	-	-	_	_	
(0xD7)	Reserved Reserved	_	-	-		-	-	_	_	
(0xD6)		_	-	-	-	_	_	_	_	
(0xD5)	Reserved	_	_	_	-	_	_	_	_	
(0xD4)	Reserved	-	_		_		_	_	_	
(0xD3) (0xD2)	Reserved Reserved	_		_		_		-	_	
(0xD2) (0xD1)	Reserved	_	-	_	_	_	_	_	-	
(0xD1) (0xD0)	Reserved	_	_	_		_				
(0xD0)	Reserved	_	_	_	_	_	_	_		
(0xCF)	Reserved		_	_		_	_		_	
(0xCE)	Reserved	_	_	_			_			
(0xCC)	Reserved	_	_	_	_	_	_	_	_	
(0xCB)	Reserved	_	_	_	_	_	_	_	_	
(0xCA)	Reserved	_	_	_	_	_	_	_	_	
(0xC9)	Reserved	_	_	_	_	_	_	_	_	
(0xC8)	Reserved	_	_	_	_	_	_	_	_	
(0xC7)	Reserved	_	_	_	_	_	_	_	_	
(0xC6)	UDR					Data Register				172
(0xC5)	UBRRH				23, 1/0		USART Baud P	late Register High	1	176
(0xC4)	UBRRL				USART Baud	Rate Register Lov				176
(0xC3)	Reserved	_	-	_	-		_	_	_	
` '	UCSRC	_	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	172
(0xC2)										
(0xC2) (0xC1)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	172





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	_	_	_	_	_	-	_	-	. 3
(0xBE)	Reserved	_				_			_	
(0xBD)	Reserved	_	_	_	_	_	_	_	_	
(0xBC)	Reserved	_	_	_	_	_	_	_	_	
(0xBB)	Reserved	-	-	_	_	_	_	_	_	
(0xBA)	USIDR		•		USI Da	ta Register	l.			187
(0xB9)	USISR	USISIF	USIOIF	USIPF	USIDC	USICNT3	USICNT2	USICNT1	USICNT0	188
(0xB8)	USICR	USISIE	USIOIE	USIWM1	USIWM0	USICS1	USICS0	USICLK	USITC	189
(0xB7)	Reserved	-		-	-	-	-	-	_	
(0xB6)	ASSR	=	-	=	EXCLK	AS2	TCN2UB	OCR2UB	TCR2UB	140
(0xB5)	Reserved	=	-	_	-	=	-	_	-	
(0xB4)	Reserved	-	-	_	-	_	-	_	_	
(0xB3)	OCR2A			Tim	ner/Counter2 Out	out Compare Reg	ister A			139
(0xB2)	TCNT2		•		Timer/Co	unter2 (8-bit)		1		139
(0xB1)	Reserved	-	-	-	-	-	-	-	-	
(0xB0)	TCCR2A	FOC2A	WGM20	COM2A1	COM2A0	WGM21	CS22	CS21	CS20	137
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	_	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	_	-	_	-	
(0xAB)	Reserved	-	-	-	-	_	-	-	_	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	_	-	_	_	_	_	
(0xA8)	Reserved	-	-	-	-	_	-	-	-	
(0xA7) (0xA6)	Reserved Reserved	=	-	=	_	-	-	_	_	
		_	_	_		_	_		-	
(0xA5) (0xA4)	Reserved Reserved	_		_	_	_	_		_	
(0xA3)	Reserved	_	_		_				_	
(0xA2)	Reserved	_	_	_	_	_	_	_	_	
(0xA1)	Reserved	_	_	_	_	_	_	_	_	
(0xA0)	Reserved	_	_	_	_	_	_	_	_	
(0x9F)	Reserved	_	_	_	_	_	_	_	_	
(0x9E)	Reserved	_	_	_	_	_	_	_	_	
(0x9D)	Reserved	-	-	_	_	_	-	_	_	
(0x9C)	Reserved	-	_	_	-	-	-	_	_	
(0x9B)	Reserved	-	-	-	-	-	-	-	_	
(0x9A)	Reserved	-	-	-	-	-	-	-	_	
(0x99)	Reserved	=	-	_	-	=	-	_	-	
(0x98)	Reserved	_	_	_	_	_	-	_	_	
(0x97)	Reserved	-	-	-	-	-	-	_	_	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	_	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	-	-	_	_	-	_	-	
(0x91)	Reserved	=	-	-	_	_	-	_	_	
(0x90)	Reserved	-	-	_	_	_	_	_	_	
(0x8F)	Reserved	-	-	-	-	_	-	_	_	
(0x8E)	Reserved	-	-	-	-	_	-	-	-	
(0x8D)	Reserved Reserved	_	_	_	_	_	_	_	_	
(0x8C)	OCR1BH	_	_			ompare Register		_	_	123
(0x8B) (0x8A)	OCR1BL					ompare Register compare Register				123
(0x8A) (0x89)	OCR1AH					ompare Register				123
(0x88)	OCR1AL					compare Register				123
(0x87)	ICR1H	1				Capture Register				124
(0x86)	ICR1L					Capture Register				124
(0x85)	TCNT1H					unter Register Hig				123
(0x84)	TCNT1L					unter Register Lo	•			123
(0x83)	Reserved	_	-	-	-		-	_	-	
(0x82)	TCCR1C	FOC1A	FOC1B	-	_	_	-	_	_	122
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	121
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	119
	i									
(0x7F)	DIDR1	-	_	_	-	_	_	AIN1D	AIN0D	194

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	_	_	_	_	_	_	_	_	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	208
(0x7B)	ADCSRB	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	192, 212
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	210
(0x79)	ADCH	7.52.1	7.500	,,,,,,,,		egister High byte	712.02	7.5. 0.	7.5. 00	211
(0x78)	ADCL					egister Low byte				211
(0x77)	Reserved	_	_	_	_	_	_	_	_	
(0x76)	Reserved	_	_	_	_	_	_	_	_	
(0x75)	Reserved	_	_	_	_	_	_	_	_	
(0x74)	Reserved	_	_	_	_	_	_	_	-	
(0x73)	Reserved	_	_	_	_	_	_	_	_	
(0x72)	Reserved	_	_	_	-	_	_	-	-	
(0x71)	Reserved	_	-	_	-	-	_	-	_	
(0x70)	TIMSK2	_	-	_	-	_	_	OCIE2A	TOIE2	142
(0x6F)	TIMSK1	_	_	ICIE1	_	_	OCIE1B	OCIE1A	TOIE1	124
(0x6E)	TIMSK0	_	-	_	-	_	-	OCIE0A	TOIE0	94
(0x6D)	Reserved	_	_	_	_	_	_	-	-	
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	80
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	80
(0x6A)	Reserved	-	-		-	_		-	_	
(0x69)	EICRA	_	_	_	_	_	_	ISC01	ISC00	78
(0x68)	Reserved	_	_	_	_	_	_	-	-	
(0x67)	Reserved	_	_	_	_	_	_	_	_	
(0x66)	OSCCAL					ibration Register				28
(0x65)	Reserved	_	_	_	-	–	_	_	_	
(0x64)	PRR	_	_	_	PRLCD	PRTIM1	PRSPI	PRUSART0	PRADC	34
(0x63)	Reserved	_	_		-		-	-	-	
(0x62)	Reserved	_		_	_	_	_	_	_	
(0x61)	CLKPR	CLKPCE	_	_	_	CLKPS3	CLKPS2	CLKPS1	CLKPS0	30
(0x60)	WDTCR	- CERFOL	_	_	WDCE	WDE	WDP2	WDP1	WDP0	43
0x3F (0x5F)	SREG	_	T	Н	S	V	N N	Z	C	9
0x3E (0x5E)	SPH	_	_		-		SP10	SP9	SP8	
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP10	SP1	SP0	11 11
0x3C (0x5C)	Reserved	3F7	376	3F3	3F4	353	372	3F1	350	
0x3B (0x5B)	Reserved									
0x3A (0x5A)	Reserved									
0x39 (0x59)	Reserved									
0x38 (0x58)	Reserved									
0x38 (0x58) 0x37 (0x57)	SPMCSR	SPMIE	RWWSB	_	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	260
0x36 (0x56)	Reserved	-	- HWW3B	_	-	–	-	-	- SFINILIN	200
0x35 (0x55)	MCUCR	JTD	_		PUD	_	_			
,	MCUSR	JID _	_							220
0x34 (0x54) 0x33 (0x53)	SMCR						- BORE	IVSEL	IVCE	238
0x33 (0x53) 0x32 (0x52)	SIVION			-	JTRF	WDRF	BORF	EXTRF	PORF	239
UNOZ (UXOZ)	Recorded	_	_ _ _	-	JTRF –		BORF SM1	EXTRF SM0	PORF SE	
0v31 (0v51)	Reserved	-	-	-	JTRF	WDRF SM2	BORF SM1	EXTRF SM0	PORF SE -	239 32
0x31 (0x51)	OCDR	- IDRD/OCD	- OCDR6	- OCDR5	JTRF - - OCDR4	WDRF SM2 - OCDR3	BORF SM1 - OCDR2	EXTRF SM0 - OCDR1	PORF SE - OCDR0	239 32 234
0x30 (0x50)	OCDR ACSR	- IDRD/OCD ACD	OCDR6 ACBG	- OCDR5 ACO	JTRF - OCDR4 ACI	WDRF SM2 - OCDR3 ACIE	BORF SM1 - OCDR2 ACIC	EXTRF SM0 - OCDR1 ACIS1	PORF SE - OCDR0 ACIS0	239 32
0x30 (0x50) 0x2F (0x4F)	OCDR ACSR Reserved	- IDRD/OCD	- OCDR6	- OCDR5	JTRF - OCDR4 ACI -	WDRF SM2 - OCDR3 ACIE -	BORF SM1 - OCDR2	EXTRF SM0 - OCDR1	PORF SE - OCDR0	239 32 234 192
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	OCDR ACSR Reserved SPDR	IDRD/OCD ACD	OCDR6 ACBG	- OCDR5 ACO	JTRF - OCDR4 ACI SPI Dat	WDRF SM2 - OCDR3 ACIE - ta Register	BORF SM1 - OCDR2 ACIC -	EXTRF SM0 - OCDR1 ACIS1 -	PORF SE - OCDR0 ACIS0 -	239 32 234 192
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	OCDR ACSR Reserved SPDR SPSR	IDRD/OCD ACD - SPIF	OCDR6 ACBG - WCOL	- OCDR5 ACO -	JTRF OCDR4 ACI - SPI Dat	WDRF SM2 - OCDR3 ACIE - ta Register -	BORF SM1 - OCDR2 ACIC -	EXTRF SM0 - OCDR1 ACIS1 -	PORF SE - OCDR0 ACIS0 - SPI2X	239 32 234 192 152
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	OCDR ACSR Reserved SPDR SPSR SPCR	IDRD/OCD ACD	OCDR6 ACBG	- OCDR5 ACO	JTRF OCDR4 ACI - SPI Dat	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL	BORF SM1 - OCDR2 ACIC - CPHA	EXTRF SM0 - OCDR1 ACIS1 -	PORF SE - OCDR0 ACIS0 -	239 32 234 192 152 152 150
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2	IDRD/OCD ACD - SPIF	OCDR6 ACBG - WCOL	- OCDR5 ACO -	JTRF OCDR4 ACI - SPI Dat - MSTR General Purpo	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL sse I/O Register 2	BORF SM1 - OCDR2 ACIC - CPHA	EXTRF SM0 - OCDR1 ACIS1 -	PORF SE - OCDR0 ACIS0 - SPI2X	239 32 234 192 152 152 150 22
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	- IDRD/OCD ACD - SPIF SPIE	- OCDR6 ACBG - WCOL SPE	- CODR5 ACO - DORD	JTRF OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL sse I/O Register 1	BORF SM1 - OCDR2 ACIC - CPHA	EXTRF SM0 - OCDR1 ACIS1 - SPR1	PORF SE - OCDR0 ACIS0 - SPI2X SPR0	239 32 234 192 152 152 150
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved	- IDRD/OCD ACD - SPIF SPIE	- OCDR6 ACBG - WCOL SPE	- CODRS ACO - DORD	JTRF OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL sse I/O Register 1	BORF SM1 - OCDR2 ACIC - CPHA	EXTRF SM0 - OCDR1 ACIS1 - SPR1	PORF SE - OCDR0 ACIS0 - SPI2X SPR0	239 32 234 192 152 152 150 22
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved	- IDRD/OCD ACD - SPIF SPIE	- OCDR6 ACBG - WCOL SPE	- OCDR5 ACO - - DORD	JTRF OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL use I/O Register 1	BORF SM1 - OCDR2 ACIC - CPHA	EXTRF SM0 - OCDR1 ACIS1 - SPR1	PORF SE - OCDR0 ACIS0 - SPI2X SPR0	239 32 234 192 152 152 150 22 22
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A	- IDRD/OCD ACD - SPIF SPIE	- OCDR6 ACBG - WCOL SPE	- OCDR5 ACO - - DORD	JTRF - OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo ner/Counter0 Outp	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL use I/O Register 1 - put Compare Reg	BORF SM1 - OCDR2 ACIC - CPHA	EXTRF SM0 - OCDR1 ACIS1 - SPR1	PORF SE - OCDR0 ACIS0 - SPI2X SPR0	239 32 234 192 152 152 150 22 22 94
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A TCNT0	- IDRD/OCD ACD - SPIF SPIE	- OCDR6 ACBG - WCOL SPE	- CODR5 ACO - DORD - Tim	JTRF - OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo ner/Counter0 Outp	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL use I/O Register 1	BORF SM1 - OCDR2 ACIC - CPHA	EXTRF SM0 - OCDR1 ACIS1 - SPR1	PORF SE - OCDR0 ACIS0 - SPI2X SPR0	239 32 234 192 152 152 150 22 22
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A TCNT0 Reserved	- IDRD/OCD ACD - SPIF SPIE	- OCDR6 ACBG - WCOL SPE	OCDR5 ACO DORD	JTRF - OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo - ner/Counter0 Outp	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - out Compare Reg	BORF SM1 - OCDR2 ACIC - CPHA - ister A	EXTRF SM0 - OCDR1 ACIS1 - SPR1	PORF SE - OCDR0 ACIS0 - SPI2X SPR0	239 32 234 192 152 152 150 22 22 94 94
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A TCNT0 Reserved TCCR0A	- IDRD/OCD ACD - SPIF SPIE FOCOA	- OCDR6 ACBG - WCOL SPE WMM00	- COM0A1	JTRF - OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo - ner/Counter0 Outp	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - out Compare Reg unter0 (8 Bit) - WGM01	BORF SM1 - OCDR2 ACIC - CPHA - cister A	EXTRF SM0 - OCDR1 ACIS1 - SPR1 CS01	PORF SE - OCDR0 ACIS0 - SPI2X SPR0 CS00	239 32 234 192 152 152 150 22 22 24 94 93
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x44)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0A TCNT0 Reserved TCCR0A GTCCR	- IDRD/OCD ACD - SPIF SPIE FOCOA TSM	- OCDR6 ACBG - WCOL SPE WGM00	- COM0A1	JTRF - OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo - ner/Counter0 Outp Timer/Cot - COM0A0 -	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL See I/O Register 2 See I/O Register 1 - Dut Compare Reg unter0 (8 Bit) - WGM01 -	BORF SM1 - OCDR2 ACIC - CPHA - ister A	EXTRF SM0 - OCDR1 ACIS1 - SPR1 CS01 PSR2	PORF SE - OCDR0 ACIS0 - SPI2X SPR0 CS00 PSR10	239 32 234 192 152 152 150 22 22 24 94 93 91
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0A TCNT0 Reserved TCCR0A GTCCR EEARH	- IDRD/OCD ACD - SPIF SPIE FOCOA	- OCDR6 ACBG - WCOL SPE WMM00	- COM0A1	JTRF - OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo - ner/Counter0 Outp Timer/Cot - COM0A0	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - put Compare Reg unter0 (8 Bit) - WGM01	BORF SM1 - OCDR2 ACIC CPHA - ister A - CS02	EXTRF SM0 - OCDR1 ACIS1 - SPR1 CS01	PORF SE - OCDR0 ACIS0 - SPI2X SPR0 CS00	239 32 234 192 152 152 150 22 22 24 94 93 91 96 18
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x49) 0x26 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved TCNT0 Reserved TCCR0A GTCCR EEARH EEARL	- IDRD/OCD ACD - SPIF SPIE FOCOA TSM	- OCDR6 ACBG - WCOL SPE WGM00	- COM0A1	JTRF - OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo ner/Counter0 Outp Timer/Cot - COM0A0 - COM0A0 - EEPROM Addres	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - put Compare Reg unter0 (8 Bit) - WGM01 - ss Register Low B	BORF SM1 - OCDR2 ACIC CPHA - ister A - CS02	EXTRF SM0 - OCDR1 ACIS1 - SPR1 CS01 PSR2	PORF SE - OCDR0 ACIS0 - SPI2X SPR0 CS00 PSR10	239 32 234 192 152 152 150 22 22 24 94 93 91 96 18 18
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0A TCNT0 Reserved TCCR0A GTCCR EEARH EEARL	- IDRD/OCD ACD - SPIF SPIE FOCOA TSM	- OCDR6 ACBG - WCOL SPE WGM00	- COM0A1	JTRF - OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo - ner/Counter0 Outp Timer/Cot - COM0A0 - EEPROM Addres	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - put Compare Reg unter0 (8 Bit) - WGM01 - s Register Low B Data Register	BORF SM1 - OCDR2 ACIC CPHA - ister A - CS02 yte	EXTRF SM0 - OCDR1 ACIS1 - SPR1 CS01 PSR2 -	PORF SE - OCDR0 ACISO - SPI2X SPR0 CS00 PSR10 EEAR8	239 32 234 192 152 152 150 22 22 22 94 93 91 96 18 18 18
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0A TCNT0 Reserved TCCR0A GTCCR EEARH EEARL EEDR EECR	- IDRD/OCD ACD - SPIF SPIE FOCOA TSM	- OCDR6 ACBG - WCOL SPE WGM00	- COM0A1	JTRF OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo ner/Counter0 Outp Timer/Cou - COM0A0 EEPROM Addres	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - out Compare Reg unter0 (8 Bit) - WGM01 - se Register Low Bo Data Register EERIE	BORF SM1 - OCDR2 ACIC CPHA - ister A - CS02 yte	EXTRF SM0 - OCDR1 ACIS1 - SPR1 CS01 PSR2	PORF SE - OCDR0 ACIS0 - SPI2X SPR0 CS00 PSR10	239 32 234 192 152 152 150 22 22 94 93 91 96 18 18 18 18
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0A TCNT0 Reserved TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0	- IDRD/OCD ACD - SPIF SPIE FOCOA TSM	- OCDR6 ACBG - WCOL SPE WGM00	- COM0A1	JTRF OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo ner/Counter0 Outp Timer/Cou - COM0A0 EEPROM Addres	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - put Compare Reg unter0 (8 Bit) - WGM01 - s Register Low B Data Register	BORF SM1 - OCDR2 ACIC CPHA - ister A - CS02 yte	EXTRF SM0 - OCDR1 ACIS1 - SPR1 CS01 PSR2 -	PORF SE - OCDR0 ACISO - SPI2X SPR0 CS00 PSR10 EEAR8	239 32 234 192 152 152 150 22 22 94 93 91 96 18 18 18 18 18 22
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0A TCNT0 Reserved TCCR0A GTCCR EEARH EEARL EEDR EECR	- IDRD/OCD ACD - SPIF SPIE FOCOA TSM	- OCDR6 ACBG - WCOL SPE WGM00	- COM0A1	JTRF OCDR4 ACI - SPI Dat - MSTR General Purpo General Purpo ner/Counter0 Outp Timer/Cou - COM0A0 EEPROM Addres	WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - out Compare Reg unter0 (8 Bit) - WGM01 - se Register Low Bo Data Register EERIE	BORF SM1 - OCDR2 ACIC CPHA - ister A - CS02 yte	EXTRF SM0 - OCDR1 ACIS1 - SPR1 CS01 PSR2 -	PORF SE - OCDR0 ACISO - SPI2X SPR0 CS00 PSR10 EEAR8	239 32 234 192 152 152 150 22 22 94 93 91 96 18 18 18 18





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	Reserved	-	-	-	-	-	-	-	-	
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	-	OCF2A	TOV2	143
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	125
0x15 (0x35)	TIFR0	-	-	-	-	-	-	OCF0A	TOV0	94
0x14 (0x34)	PORTG	-	-	-	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	76
0x13 (0x33)	DDRG	-	-	-	DDG4	DDG3	DDG2	DDG1	DDG0	76
0x12 (0x32)	PING	-	_	-	PING4	PING3	PING2	PING1	PING0	76
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	75
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	75
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	76
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	75
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	75
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	75
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	75
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	75
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	75
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	74
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	74
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	75
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	74
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	74
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	74
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	74
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	74
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	74

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega169 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	5			l
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 − Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	Rd ← Rd • (0xFF - K)	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd Rd	Decrement Test for Zero or Minus	Rd ← Rd − 1 Rd ← Rd • Rd	Z,N,V	1
TST	-	Test for Zero or Minus		Z,N,V	
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER MUL	Rd Rd, Rr	Set Register	Rd ← 0xFF R1:R0 ← Rd x Rr	None Z,C	2
	Rd, Rr	Multiply Unsigned			2
MULSU	Rd, Rr Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$ $R1:R0 \leftarrow Rd \times Rr$	Z,C Z,C	2
FMUL	Rd, Rr	Multiply Signed with Unsigned Fractional Multiply Unsigned	R1:R0 ← R0 x Rr R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUCT		Tractional Multiply Signed with Onsigned	HI.NO ← (Na X HI) << 1	2,0	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP	K	Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				_
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR ASR	Rd Rd	Rotate Right Through Carry Arithmetic Shift Right	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$ $Rd(n)\leftarrow Rd(n+1), n=06$	Z,C,N,V Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ	1	Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S V	1
SEV CLV		Set Twos Complement Overflow. Clear Twos Complement Overflow	V ← 1 V ← 0	V	1
SET		Set T in SREG	V ← 0 T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I	NSTRUCTIONS			•	•
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	Rd ← (Y)	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q Rd, Z	Load Indirect with Displacement Load Indirect	$Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$	None None	2
LD	Rd, Z+	Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z+q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM LPM	Rd, Z	Load Program Memory	$R0 \leftarrow (Z)$ $Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory Load Program Memory and Post-Inc	$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None None	3
SPM	nu, 4+	Store Program Memory and Post-Inc	$R0 \leftarrow (Z), Z \leftarrow Z+1$ (Z) $\leftarrow R1:R0$	None	- 3
	Rd, P	In Port	(2) ← N1.N0 Rd ← P	None	1
IN		4			· ·
OUT	P, Rr	Out Port	P ← Rr	None	1

Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A





Ordering Information


Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾	Operation Range
8	1.8 - 5.5V	ATmega169V-8AI ATmega169V-8AU ⁽²⁾ ATmega169V-8MI ATmega169V-8MU ⁽²⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)
16	2.7 - 5.5V	ATmega169-16AI ATmega169-16AU ⁽²⁾ ATmega169-16MI ATmega169-16MU ⁽²⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. Vcc, see Figure 136 on page 304 and Figure 137 on page 304.

	Package Type
64 A	64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M1	64-pad, 9 x 9 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

Packaging Information

64A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	-	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30	-	0.45	
С	0.09	-	0.20	
L	0.45	_	0.75	
е		0.80 TYP		

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AEB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001



2325 Orchard Parkway San Jose, CA 95131 TITLE

64A, 64-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness,


0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO. REV.
64A B





64M1



Errata

ATmega169 Rev E

No known errata.

ATmega169 Rev D

- High serial resistance in the glass can result in dim segments on the LCD
- IDCODE masks data from TDI input

2. High serial resistance in the glass can result in dim segments on the LCD

Some display types with high serial resistance (>20 k Ω) inside the glass can result in dim segments on the LCD

Problem Fix/Workaround

Add a 1 nF (0.47 - 1.5 nF) capacitor between each common pin and ground.

1. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega169 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega169 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega169 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega169 must be the first device in the chain.

ATmega169 Rev C

- High Current Consumption In Power Down when JTAGEN is Programmed
- LCD Contrast Control
- Some Data Combinations Can Result in Dim Segments on the LCD
- LCD Current Consumption
- IDCODE masks data from TDI input

5. High Current Consumption In Power Down when JTAGEN is Programmed

The input buffer on TDO (PF6) is always enabled and the pull-up is always disabled when JTAG is programmed. This can leave the output floating.

Problem Fix/Workaround

Add external pull-up to PF6.

Unprogram the JTAGEN Fuse before shipping out the end product.

4. LCD Contrast Control

The contrast control is not working properly when using synchronous clock (chip clock) to obtain an LCD clock, and the chip clock is 125 kHz or faster.

Problem Fix/Workaround

Use a low chip clock frequency (32 kHz) or apply an external voltage to the LCD-CAP pin.

3. Some Data Combinations Can Result in Dim Segments on the LCD





All segments connected to a common plane might be dimmed (lower contrast) when a certain combination of data is displayed.

Problem Fix/Workaround

Default waveform: If there are any unused segment pins, loading one of these with a 1 nF capacitor and always write '0' to this segment eliminates the problem.

Low power waveform: Add a 1 nF capacitor to each common pin.

2. LCD Current Consumption

In an interval where V_{CC} is within the range VLCD -0.2V to VLCD + 0.4V, the LCD current consumption is up to three times higher than expected. This will only be an issue in Power-save mode with the LCD running as the LCD current is negligible compared to the overall power consumption in all other modes of operation.

Problem Fix/Workaround

No known workaround.

1. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega169 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega169 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega169 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega169 must be the first device in the chain.

ATmega169 Rev B

- Internal Oscillator Runs at 4 MHz
- LCD Contrast Voltage is not Correct
- External Oscillator is Non-functional
- USART
- ADC Measures with Lower Accuracy than Specified
- Serial Downloading
- IDCODE masks data from TDI input

7. Internal Oscillator Runs at 4 MHz

The Internal Oscillator runs at 4 MHz instead of the specified 8 MHz. Therefore, all Flash/EEPROM programming times are twice as long as specified. This includes Chip Erase, Byte programming, Page programming, Fuse programming, Lock bit programming, EEPROM write from the CPU, and Flash Self-Programming.

For this reason, rev-B samples are shipped with the CKDIV8 Fuse unprogrammed.

Problem Fix/Workaround

If 8 MHz operation is required, apply an external clock (this will be fixed in rev. C).

6. LCD Contrast Voltage is not Correct

The LCD contrast voltage between 1.8V and 3.1V is incorrect. When the V_{CC} is between 1.8V and 3.1V, the LCD contrast voltage drops approx. 0.5V. The current consumption in this interval is higher than expected.

Problem Fix/Workaround

Contrast will be wrong, but display will still be readable, can be partly compensated for using the contrast control register (this will be fixed in rev. C).

5. External Oscillator is Non-functional

The external oscillator does not run with the setup described in the datasheet.

Problem Fix/Workaround

Use other clock source (this will be fixed in rev. C).

Alternative Problem Fix/Workaround

Adding a pull-down on XTAL1 will start the Oscillator.

4. USART

Writing TXEN to zero during transmission causes the transmission to suddenly stop. The datasheet description tells that the transmission should complete before stopping the USART when TXEN is written to zero.

Problem Fix/Workaround

Ensure that the transmission is complete before writing TXEN to zero (this will be fixed in rev. C).

3. ADC Measures with Lower Accuracy than Specified

The ADC does not work as intended. There is a positive offset in the result.

Problem Fix/Workaround

This will be fixed in rev. C.

2. Serial downloading

When entering Serial Programming mode the second byte will not echo back as described in the Serial Programming algorithm.

Problem Fix/Workaround

Check if the third byte echoes back to ensure that the device is in Programming mode (this will be fixed in rev. C).

1. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega169 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega169 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega169 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega169 must be the first device in the chain.





Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

Changes from Rev. 2514K-04/04 to Rev. 2514L-03/05

- 1. MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- 2. Updated Table 16 on page 38, Table 56 on page 119, Table 57 on page 120, Table 98 on page 226, Table 99 on page 226, Table 100 on page 227 and Table 130 on page 286.
- 3. Added "Pin Change Interrupt Timing" on page 77.
- 4. Updated C Code Example in "USART Initialization" on page 159.
- 5. Added note to "Power Reduction Register PRR" on page 34 and "LCD Contrast Control Register LCDCCR" on page 226.
- 6. Moved "No. of Words in a Page and No. of Pages in the Flash" and "No. of Words in a Page and No. of Pages in the EEPROM" to "Page Size" on page 272.
- 7. Updated "Serial Programming Algorithm" on page 285.
- 8. Updated "ATmega169 Typical Characteristics" on page 308.
- 9. Renamed "Using the Power Reduction Register" to "Supply Current of I/O modules" on page 313.
- 10. Updated "Register Summary" on page 7.
- 11. Updated "Ordering Information" on page 14.
- 12. Updated Figure 83 on page 196, Figure 91 on page 204, and Figure 123 on page 280.

Changes from Rev. 2514J-12/03 to Rev. 2514K-04/04

- 1. Changed size from 0x60 to 0xFF in "Stack Pointer" on page 11.
- 2. Updated Table 17 on page 40, Table 21 on page 44 and Table 115 on page 268.
- 3. Updated "Calibrated Internal RC Oscillator" on page 27.
- 4. Added new "Power Reduction Register" on page 34. Examples found in "Supply Current of I/O modules" on page 313.
- 5. Fixed typo in port description for the "Analog to Digital Converter" on page 195.
- 6. Removed old and added new "LCD Controller" on page 213.
- 7. Updated "Electrical Characteristics" on page 301.
- 8. Updated "ATmega169 Typical Characteristics" on page 308.
- 9. Updated "Ordering Information" on page 14. ATmega169L replaced by ATmega169V and ATmega169.

Changes from Rev. 2514I-09/03 to Rev. 2514J-12/03

1. Updated "Calibrated Internal RC Oscillator" on page 27

Changes from Rev. 2514H-05/03 to Rev. 2514I-09/03

- 1. Removed "Advance Information" from the datasheet.
- 2. Removed AGND from Figure 2 on page 3 and added "System Clock Prescaler" to Figure 11 on page 23.
- 3. Updated Table 16 on page 38, Table 17 on page 40, Table 19 on page 42 and Table 40 on page 70.
- 4. Renamed and updated "On-chip Debug System" to "JTAG Interface and On-chip Debug System" on page 36.
- 5. Updated COM01:0 to COM0A1:0 in "Timer/Counter Control Register A TCCR0A" on page 91 and COM21:0 to COM2A1:0 in "Timer/Counter Control Register A TCCR2A" on page 137.
- 6. Updated "Test Access Port TAP" on page 229 regarding JTAGEN.
- 7. Updated description for the JTD bit on page 238.
- 8. Added a note regarding JTAGEN fuse to Table 119 on page 271.
- 9. Updated Absolute Maximum Ratings* and DC Characteristics in "Electrical Characteristics" on page 301.
- 10. Updated "Errata" on page 17 and added a proposal for solving problems regarding the JTAG instruction IDCODE.

Changes from Rev. 2514G-04/03 to Rev. 2514H-05/03

1. Updated typo in Figure 148, Figure 168, and Figure 195.

Changes from Rev. 2514F-04/03 to Rev. 2514G-04/03

- 1. Updated "ATmega169 Typical Characteristics" on page 308.
- 2. Updated typo in "Ordering Information" on page 14.
- 3. Updated Figure 46 on page 111, Table 18 on page 40, and "Version" on page 236.

Changes from Rev. 2514E-02/03 to Rev. 2514F-04/03

- 1. Renamed ICP to ICP1 in whole document.
- 2. Removed note on "Crystal Oscillator Operating Modes" on page 25.
- 3. XTAL1/XTAL2 can be used as timer oscillator pins, described in chapter "Calibrated Internal RC Oscillator" on page 27.
- 4. Switching between prescaler settings in "System Clock Prescaler" on page 29.
- 5. Updated DC and ACD Characteristics in chapter "Electrical Characteristics" on page 301 are updated. Removed TBD's from Table 16 on page 38, Table 19 on page 42, Table 134 on page 304.
- 6. Updated Figure 22 on page 53, Figure 25 on page 58 and Figure 110 on page 241 regarding WRITE PINx REGISTER.





- 7. Updated "Alternate Functions of Port F" on page 70 regarding JTAG.
- 8. Replaced Timer0 Overflow with Timer/Counter0 Compare Match in "Universal Serial Interface USI" on page 181. Also updated "Start Condition Detector" on page 187 and "USI Control Register USICR" on page 189.
- 9. Updated Features for "Analog to Digital Converter" on page 195 and Table 88 on page 208.
- 10. Added notes on Figure 118 on page 262 and Table 118 on page 270.

Changes from Rev. 2514D-01/03 to Rev. 2514E-02/03

- 1. Updated the section "Features" on page 1 with information regarding ATmega169 and ATmega169L.
- 2. Removed all references to the PG5 pin in Figure 1 on page 2, Figure 2 on page 3, "Port G (PG4..PG0)" on page 6, "Alternate Functions of Port G" on page 72, and "Register Description for I/O-Ports" on page 74.
- 3. Updated Table 118, "Extended Fuse Byte," on page 270.
- 4. Added Errata for "Datasheet Revision History" on page 20, including "Significant Data Sheet Changes".
- 5. Updated the "Ordering Information" on page 14 to include the new speed grade for ATmega169L and the new 16 MHz ATmega169.

Changes from Rev. 2514C-11/02 to Rev. 2514D-01/03

- 1. Added TCK frequency limit in "Programming via the JTAG Interface" on page 288.
- 2. Added Chip Erase as a first step in "Programming the Flash" on page 298 and "Programming the EEPROM" on page 299.
- 3. Added the section "Unconnected Pins" on page 57.
- 4. Added tips on how to disable the OCD system in "On-chip Debug System" on page 35.
- 5. Corrected interrupt addresses. ADC and ANA_COMP had swapped places.
- 6. Improved the table in "SPI Timing Characteristics" on page 304 and removed the table in "SPI Serial Programming Characteristics" on page 288.
- 7. Changed "will be ignored" to "must be written to zero" for unused Z-pointer bits in "Performing a Page Write" on page 263.
- 8. Corrected "LCD Frame Complete" to "LCD Start of Frame" in the LCDCRA Register description.
- 9. Changed OUT to STS and IN to LDS in USI code examples, and corrected f_{SCKmax} . The USI I/O Registers are in the extended I/O space, so IN and OUT cannot be used. LDS and STS take one more cycle when executed, so f_{SCKmax} had to be changed accordingly.

- 10. Removed TOSKON and TOSCK from Table 103 on page 242, and g10 and g20 from Figure 115 on page 244 and Table 105 on page 245, because these signals do not exist in boundary scan.
- 11. Changed from 4 to 16 MIPS and MHz in the device Features list.
- 12. Corrected Port A to Port F in "AVCC" on page 6 under "Pin Descriptions" on page 5.
- 13. Corrected 230.4 Mbps to 230.4 kbps in "Examples of Baud Rate Setting" on page 177.
- 14. Corrected placing of falling and rising XCK edges in Table 78, "UCPOL Bit Settings," on page 176.
- 15. Removed reference to Multipurpose Oscillator Application Note, which does not exist.
- 16. Corrected Number of Calibrated RC Oscillator Cycles in Table 1 on page 19 from 8,448 to 67,584.
- 17. Various minor Timer1 corrections.
- 18. Added information about PWM symmetry for Timer0 and Timer2.
- 19. Corrected the contents of DIDR0 and DIDR1.
- 20. Made all bit names in the LCDDR Registers unique by adding the COM number digit in front of the two digits already there, e.g. SEG304.
- 21. Changed Extended Standby to ADC Noise Reduction mode under "Asynchronous Operation of Timer/Counter2" on page 141.
- 22. Added note about Port B having better driving capabilities than the other ports. As a consequence the table, "DC Characteristics" on page 301 was corrected as well.
- 23. Added note under "Filling the Temporary Buffer (Page Loading)" on page 263 about writing to the EEPROM during an SPM page load.
- 24. Removed ADHSM completely.
- 25. Updated "Packaging Information" on page 15.

Changes from Rev. 2514B-09/02 to Rev. 2514C-11/02

- 1. Added "Errata" on page 17.
- 2. Added Information for the 64-pad MLF Package in "Ordering Information" on page 14 and "Packaging Information" on page 15.
- 3. Changed Temperature Range and Removed Industrial Ordering Codes in "Packaging Information" on page 15.





Changes from Rev. 2514A-08/02 to Rev. 2514B-09/02

1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602

44306 Nantes Cedex 3, France

Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, AVR[®], and AVR Studio[®] are registered trademarks, and Everywhere You AreSM are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others

