				Condition Codes
		Assembler	Data	
Instruction Description		Syntax	Size	X N Z V C
ABCD	Add BCD with extend	Dx,Dy	B	* [] * [] *
11202	nad Bob wron enterna	-(Ax),-(Ay)	2	o o
ADD	ADD binary	Dn, <ea></ea>	BWL	* * * * *
		<ea>,Dn</ea>		
ADDA	ADD binary to An	<ea>,An</ea>	$-W\Gamma$	
ADDI	ADD Immediate	#x, <ea></ea>	BWL	* * * *
ADDQ	ADD 3-bit immediate	#<1-8>, <ea></ea>	BWL	* * * *
ADDX	ADD eXtended	Dy, Dx	BWL	* * * * *
		-(Ay),-(Ax)		
AND	Bit-wise AND	<ea>,Dn</ea>	BWL	- * * 0 0
TATE T	Director AMD Chile Tone Albert	Dn, <ea></ea>	DUI	* * 0 0
ANDI	Bit-wise AND with Immediate	# <data>,<ea></ea></data>	BWL	- * * 0 0 * * * *
ASL	Arithmetic Shift Left	#<1-8>,Dy	BWL	* * * * *
		Dx,Dy		
7 CD	and the section of his to be a	<ea></ea>	DUIT	
ASR	Arithmetic Shift Right Conditional Branch	Bcc.S <label></label>	BWL BW-	^ ^ ^ ^ ^
Bcc	Conditional Branch	Bcc.W <label></label>	DW-	
BCHG	Test a Bit and CHanGe	Dn, <ea></ea>	B-L	*
Deno	rese a bre and ename	# <data>,<ea></ea></data>	ЪЪ	
BCLR	Test a Bit and CLeaR	#\uaca>,\ea>	B-L	*
BSET	Test a Bit and SET		B-L	*
BSR	Branch to SubRoutine	BSR.S <label></label>	BW-	
		BSR.W <label></label>		
BTST	Bit TeST	Dn, <ea></ea>	B-L	*
		# <data>,<ea></ea></data>		
CHK	CHeck Dn Against Bounds	<ea>,Dn</ea>	-W-	- * U U U
CLR	CLeaR	<ea></ea>	BWL	- 0 1 0 0
CMP	CoMPare	<ea>,Dn</ea>	BWL	_ * * * *
CMPA	CoMPare Address	<ea>,An</ea>	-WL	_ * * * *
CMPI	CoMPare Immediate	# <data>,<ea></ea></data>	BWL	_ * * * *
CMPM	CoMPare Memory	(Ay) + , (Ax) +	BWL	_ * * * *
DBcc	Looping Instruction	DBcc Dn, <label></label>	−W −	
DIVS	DIVide Signed	<ea>,Dn</ea>	-W-	- * * * 0
DIVU	DIVide Unsigned	<ea>,Dn</ea>	-M	- * * * 0
EOR	Exclusive OR	Dn, <ea></ea>	BWL	- * * 0 0
EORI	Exclusive OR Immediate	<pre>#<data>,<ea></ea></data></pre>	${\tt BWL}$	- * * 0 0
EXG	Exchange any two registers	Rx,Ry	L	
EXT	Sign EXTend	Dn	$-M\Gamma$	- * * 0 0
ILLEGAL	ILLEGAL-Instruction Exception			
JMP	Jump to Effective Address	<ea></ea>		
JSR	Jump to SubRoutine	<ea></ea>	<u>.</u>	
LEA	Load Effective Address	<ea>,An</ea>	L	
LINK		n,# <displacement></displacement>		
LSL	Logical Shift Left	Dx, Dy	BWL	* * * 0 *
		#<1-8>,Dy		
T CD	Logical Chift Dight	<ea></ea>	DWIT	* * * 0 *
LSR	Logical Shift Right	• • •	BWL	U

MOVE	Between Effective Addresses	<ea>,<ea></ea></ea>	BWL	- * * 0 0
MOVE	To CCR	<ea>,CCR</ea>	– W –	IIIII
MOVE	To SR	<ea>,SR</ea>	-W-	IIIII
MOVE	From SR	SR, <ea></ea>	-W-	
MOVE	USP to/from Address Register	USP,An	L	
		An,USP		
MOVEA	MOVE Address	<ea>,An</ea>	-WL	
MOVEM		ister list>, <ea:< td=""><td></td><td></td></ea:<>		
	<ea>,</ea>	<pre>,<register list;<="" pre=""></register></pre>	<mark>></mark>	
MOVEP	MOVE Peripheral	Dn,x(An)	-WL	
		x(An),Dn		
MOVEQ	MOVE 8-bit immediate #	<-128.+127>,Dn	L	- * * 0 0
MULS	MULtiply Signed	<ea>,Dn</ea>	– W –	- * * 0 0
MULU	MULtiply Unsigned	<ea>,Dn</ea>	-W-	- * * 0 0
NBCD	Negate BCD	<ea></ea>	B	* U * U *
NEG	NEGate	<ea></ea>	BWL	* * * * *
NEGX	NEGate with eXtend	<ea></ea>	BWL	* * * * *
NOP	No OPeration	NOP		
NOT	Form one's complement	<ea></ea>	BWL	- * * 0 0
OR	Bit-wise OR	<ea>,Dn</ea>	BWL	- * * 0 0
		Dn, <ea></ea>		
ORI	Bit-wise OR with Immediate	# <data>,<ea></ea></data>	BWL	- * * 0 0
PEA	Push Effective Address	<ea></ea>	L	
RESET	RESET all external devices	RESET		
ROL	ROtate Left	#<1-8>,Dy	BWL	- * * 0 *
		Dx,Dy		
		<ea></ea>		
ROR	ROtate Right		BWL	- * * 0 *
ROXL	ROtate Left with eXtend		BWL	* * * 0 *
ROXR	ROtate Right with eXtend		BWL	* * * 0 *
RTE	ReTurn from Exception	RTE		IIIII
RTR	ReTurn and Restore	RTR		IIIII
RTS	ReTurn from Subroutine	RTS		
SBCD	Subtract BCD with eXtend	Dx,Dy	B	* U * U *
		-(Ax), -(Ay)		
Scc	Set to -1 if True, 0 if False	<ea></ea>	B	
STOP	Enable & wait for interrupts	# <data></data>		IIIII
SUB	SUBtract binary	Dn, <ea></ea>	BWL	* * * * *
		<ea>,Dn</ea>		
SUBA	SUBtract binary from An	<ea>,An</ea>	-WL	
SUBI	SUBtract Immediate	#x, <ea></ea>	BWL	* * * * *
SUBQ	SUBtract 3-bit immediate	# <data>,<ea></ea></data>	BWL	* * * * *
SUBX	SUBtract eXtended	Dy,Dx	${\tt BWL}$	* * * * *
		-(Ay), -(Ax)		
SWAP	SWAP words of Dn	Dn	-W-	- * * 0 0
TAS	Test & Set MSB & Set N/Z-bits	<ea></ea>	B	- * * 0 0
TRAP	Execute TRAP Exception	# <vector></vector>		
TRAPV	TRAPV Exception if V-bit Set	TRAPV		
TST	TeST for negative or zero	<ea></ea>	BWL	- * * 0 0
UNLK	Deallocate Stack Frame	An		

Symbol Meaning

```
Not affected
   0
        Cleared
   1
        Set
   U
        Outcome (state after operation) undefined
   Ι
        Set by immediate data
       Effective Address Operand
<ea>
<data>
        Immediate data
<label> Assembler label
<vector> TRAP instruction Exception vector (0-15)
<rg.lst> MOVEM instruction register specification list
<displ.> LINK instruction negative displacement
        Same as previous instruction
----- Page 3. CUT HERE. -----
Addressing Modes
                                                  Syntax
______
Data Register Direct
                                                   Dn
Address Register Direct
                                                    An
Address Register Indirect
                                                   (An)
Address Register Indirect with Post-Increment
                                                   (An)+
Address Register Indirect with Pre-Decrement
                                                   -(An)
Address Register Indirect with Displacement
                                                   w(An)
Address Register Indirect with Index
                                                  b(An,Rx)
Absolute Short
Absolute Long
                                                     1
Program Counter with Displacement
                                                   w(PC)
Program Counter with Index
                                                  b(PC,Rx)
Immediate
                                                    \#x
Status Register
                                                    SR
Condition Code Register
                                                    CCR
Legend
        Address Register (n is 0-7)

Address Register (n is 0 7)
  Dn
   An
        08-bit constant
   b
        16-bit constant
   W
        32-bit constant
   1
       8-, 16-, 32-bit constant
   x
       Index Register Specification, one of:
  Rx
           Dn.W Low 16 bits of Data Register
           Dn.L All 32 bits of Data Register
           An.W Low 16 bits of Address Register
           An.L All 32 bits of Address Register
                          _____
        Condition Codes for Bcc, DBcc and Scc Instructions.
```

Set according to result of operation

Relationship Unsigned

Condition Codes set after CMP D0,D1 Instruction.

Signed

D1 < D0 D1 <= D0 D1 = D0 D1 != D0 D1 > D0 D1 >= D0	CS - Carry Bit Set LS - Lower or Same EQ - Equal (Z-bit Set) NE - Not Equal (Z-bit Clear) HI - HIgher than CC - Carry Bit Clear	~
	PL - PLus (N-bit Clear) VC - V-bit Clear (No Overflow) RA - BRanch Always	
DBcc Only -	F - Never Terminate (DBRA is an T - Always Terminate	n alternate to DBF)
Scc Only -	SF - Never Set ST - Always Set	

Parts from "Programming the 68000" by Steve Williams. (c) 1985 Sybex Inc. Parts from BYTE Magazine article.

Compiled by Diego Barros. e-mail : alien@zikzak.apana.org.au Revision 2.1 22 May, 1994 ------ Last Page. CUT HERE. ------