

Matrix Multiplier Verilog HDL

Vishwas Rajashekar
Department of Computer Science and Engineering
PES University
Bangalore

0.1 Abstract

Matrix operations form the foundation for Linear Algebra and consequently are the basis for image manipulation. In order to improve the wall clock time of image processing applications and to facilitate image alteration on lower end machines, it is important to accelerate matrix and floating point operations. GPUs currently employ high levels of instruction level parallelism and parallel computing in order to provide these features. This project aims to demonstrate how matrix multiplication and addition can be performed by hardware by displaying an HDL representation and simulation of combinational logic.

0.2 Concept

This project aims to employ the basic concept of how matrix multiplication works in order to design combinational logic to perform the same.




Figure 1: Parallel Binary Multiplication [1]

$$\begin{bmatrix} a & b \\ c & d \end{bmatrix} \times \begin{bmatrix} e & f \\ g & h \end{bmatrix} = \begin{bmatrix} ae + bg & af + bh \\ ce + dg & cf + dh \end{bmatrix}$$

A B C

A, B and C are square matrices of size $N \times N$
a, b, c and d are submatrices of A, of size $N/2 \times N/2$
e, f, g and h are submatrices of B, of size $N/2 \times N/2$

Figure 2: Matrix Multiplication

0.3 Design




Figure 5.26 4 x 4 combinational adder.

Figure 3: 2x2 matrix multiplier

Design of a 4 x 4 matrix multiplier using the above Divide and Conquer concept:

$$\begin{bmatrix} a & b & c & d \\ e & f & g & h \\ i & j & k & l \\ m & n & o & p \end{bmatrix} \times \begin{bmatrix} a1 & b1 & c1 & d1 \\ e1 & f1 & g1 & h1 \\ i1 & j1 & k1 & l1 \\ m1 & n1 & o1 & p1 \end{bmatrix} = \begin{bmatrix} q & r & s & t \\ u & v & w & x \\ y & z & a2 & b2 \\ c2 & d2 & e2 & f2 \end{bmatrix}$$

0.4 Simulation

$$\begin{bmatrix} 1 & 2 \\ 3 & 4 \end{bmatrix} \times \begin{bmatrix} 5 & 6 \\ 7 & 8 \end{bmatrix} = \begin{bmatrix} 19 & 22 \\ 43 & 50 \end{bmatrix}$$

$$\begin{bmatrix} 5 & 5 \\ 5 & 5 \end{bmatrix} \times \begin{bmatrix} 5 & 5 \\ 5 & 5 \end{bmatrix} = \begin{bmatrix} 50 & 50 \\ 50 & 50 \end{bmatrix}$$

$$\begin{bmatrix} 1 & 2 \\ 5 & 4 \end{bmatrix} \times \begin{bmatrix} 5 & 5 \\ 7 & 8 \end{bmatrix} = \begin{bmatrix} 19 & 21 \\ 53 & 57 \end{bmatrix}$$

$$\begin{bmatrix} 4 & 3 \\ 2 & 1 \end{bmatrix} \times \begin{bmatrix} 8 & 7 \\ 6 & 5 \end{bmatrix} = \begin{bmatrix} 50 & 43 \\ 22 & 19 \end{bmatrix}$$

$$\begin{bmatrix} 0 & 1 \\ 2 & 0 \end{bmatrix} \times \begin{bmatrix} 0 & 1 \\ 2 & 0 \end{bmatrix} = \begin{bmatrix} 2 & 0 \\ 0 & 2 \end{bmatrix}$$




Figure 4: Simulation of 2x2 Matrix Multiplier

0.5 Conclusion

Combinational Logic can be implemented in hardware in order to speed up matrix multiplication by exploiting the parallelism that a hardware implementation offers, as opposed to a software approach.

Bibliography

[1] ElectronicsHub, Binary Multiplication

<https://www.electronicshub.org/binary-multiplication/>

[2] GeeksforGeeks, Matrix Multiplication

<https://www.geeksforgeeks.org/strassens-matrix-multiplication/>