CprE 3810: Computer Organization and Assembly- Level Programming


Project Part 1 Report

Team Members: Luke Olsen, Matthew Estes

Project Teams Group #: A 02


Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[Part 2 (d)] Include your final RISC-V processor schematic in your lab report.



Note: The BrLt and BrEq signals noted on the Branch Comp entity are sub control signals that help dictate branching. We added them into the control block on the top for easier reading and to make it known they are a type of control signal.

[Part 3.1.a.] Create a spreadsheet detailing the list of *M* instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the *N* control signals needed by your datapath implementation. The end result should be an *N*M* table where each row corresponds to the output of the control logic module for a given instruction.



[Part 3.1.(b)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually and show that your output matches the expected control signals from problem 1(a).




This is for addi. Will add more screenshots once addi works on entire processor.

[Part 3.2. (a)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

For normal instructions, the fetch logic just increments pc +4 to get the next instruction. For branch instructions, the pc must be added with the immediate value. For jump instructions like jal or jalr the pc must be updated with a target address that comes from either the immediate value or a register. For jump and link the fetch logic also needs to store the return address into a register for safe keeping.

[Part 3.2. (b)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?



[Part 3.2.(c)] Implement your new instruction fetch logic using VHDL. Use QuestaSim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the QuestaSim waveforms in your writeup.

Test 1
When PCsrc = "00", the PC increments normally by 4 each clock cycle (PC_next = PC + 4), representing sequential instruction fetch.

- 1		-															
- 1	/tb_fetchlogic/clk	1							1								
- 1	/tb_fetchlogic/rst	0															
- 6																	
- 1	⊪-/tb_fetchlogic/PCsrc	2'h1	0														1
- 6	₃-♦ /tb_fetchlogic/imm	32h00000010	00000000														00000010
- 6	₃ 🔷 /tb_fetchlogic/ALUo	3211000000000	00000000														
		1															
- 6	-	32'h00000044	00000000		00000004	80000000	0000000C	00000010	00000014	00000018	0000001C	00000020	00000024	00000028	0000002C	00000030	00000034
- 6	₃-♦ /tb_fetchlogic/instr	32h00000000	00000093			00100113		00310233		00000000							
=	Internal FetchLogic Signals																
- 6	🕽 🔷 /tb_fetchlogic/DUT/pc_val	32ከ00000044	00000000		00000004	80000000	0000000C	00000010	00000014	00000018	0000001C	00000020	00000024	00000028	0000002C	00000030	00000034
- 6		32h00000054	00000004		80000000	0000000C	00000010	00000014	00000018	0000001C	00000020	00000024	00000028	0000002C	00000030	00000034	00000044
- 6	rate of the standard of the s	32h00000048	00000004		80000000	0000000C	00000010	00000014	00000018	0000001C	00000020	00000024	00000028	0000002C	00000030	00000034	00000038
- 6	//b_fetchlogic/DUT/branch_target	32h00000054	00000000		00000004	00000008	0000000C	00000010	00000014	00000018	0000001C	00000020	00000024	00000028	0000002C	00000030	00000044
- 0	🕽 🔷 /tb_fetchlogic/DUT/jump_target	32ከ00000054	00000000		00000004	80000000	0000000C	00000010	00000014	00000018	0000001C	00000020	00000024	00000028	0000002C	00000030	00000044
Pi																	

Test 2
When PCsrc = "01", the ALU selects the branch target (PC + imm).
In the waveform, you'll see PC jump forward by 16 bytes.

in the waveform, you if see PC ju	illip forward by	TO Dytes.			
Clock and Reset					
/tb_fetchlogic/clk	1				
/tb_fetchlogic/rst	0				
Inputs					
<u>+</u> → /tb_fetchlogic/PCsrc	2'h3	[1			I X
	32'hFFFFFFF8	00000010			X
<u>+</u> → /tb_fetchlogic/ALUo	32'h00000040	00000000			
Outputs					
→ /tb_fetchlogic/currPC	32'h00000040	00000034	00000044	00000054	00000064
→ /tb_fetchlogic/instr	32'h00000000	00000000			
Internal FetchLogic Signals					
→ /tb_fetchlogic/DUT/pc_val	32'h00000040	00000034	00000044	00000054	00000064
→ /tb_fetchlogic/DUT/next_pc	32'h00000040	00000044	00000054	00000064	00000074
→ /tb_fetchlogic/DUT/pc_plus_4 // ** **The contract of the contract of th	32'h00000044	00000038	00000048	00000058	00000068
/tb_fetchlogic/DUT/branch_target	32'h00000038	00000044	00000054	00000064	00000074
_ → /tb_fetchlogic/DUT/jump_target	32'h00000038	00000044	00000054	00000064	00000074

Test 3 or PCsrc = "10", the PC performs a jump using the immediate offset (PC + imm). Since imm is negative, the waveform shows the PC jumping backward by 8 bytes (two instructions).

1115ti uctions).					
Clock and Reset					
/tb_fetchlogic/clk	1				
/tb_fetchlogic/rst	0				
Inputs					
<u>+</u> → /tb_fetchlogic/PCsrc	2'h3	(2			i i
 → /tb_fetchlogic/imm	32'hFFFFFFF8	(FFFFFFF8			
<u>★</u>	32'h00000040	00000000			Ĭ Ž
Outputs					
	32'h00000040	00000074	0000006C	00000064	0000005C
	32'h00000000	00000000			
Internal FetchLogic Signals					
→ /tb_fetchlogic/DUT/pc_val	32'h00000040	00000074	0000006C	00000064	0000005C
■ ★ /tb_fetchlogic/DUT/next_pc	32'h00000040	0000006C	00000064	0000005C	00000054
.tb_fetchlogic/DUT/pc_plus_4	32'h00000044	00000078	00000070	00000068	00000060
<u>★</u> → /tb_fetchlogic/DUT/branch_target	32'h00000038	0000006C	00000064	0000005C	00000054
_ → /tb_fetchlogic/DUT/jump_target	32'h00000038	0000006C	00000064	0000005C	00000054

Test 4

When PCsrc = "11", the PC loads directly from the ALU output (PC_next = ALUo), which corresponds to JALR.

In the waveform, the PC jumps immediately to address 0x00000040, confirming that the absolute jump path functions correctly.

— Clock and Reset —					
/tb_fetchlogic/clk	1				
/tb_fetchlogic/rst	0				
— Inputs —					
	2'h3	(3			
+ /tb_fetchlogic/imm	32'hFFFFFFF8	FFFFFF8			
+ /tb_fetchlogic/ALUo	32'h00000040	00000040			
— Outputs —					
	32'h00000040	00000054	00000040		
+ /tb_fetchlogic/instr	32'h00000000	00000000			
Internal FetchLogic Signals					
 → /tb_fetchlogic/DUT/pc_val	32'h00000040	00000054	00000040		
→ /tb_fetchlogic/DUT/next_pc	32'h00000040	00000040			
	32'h00000044	00000058	00000044		
+ /tb_fetchlogic/DUT/branch_target	32'h00000038	0000004C	00000038		
→ /tb_fetchlogic/DUT/jump_target	32'h00000038	(0000004C	00000038		

[Part 3.3.1.(a)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does RISC-V not have a sla instruction?

- SRL: Logical shifts are better for unsigned values. Logical shifts shift the entire value for any value. This is good for multiplying and dividing values.
- SRA: Better for signed values. Arithmetic shifts keep the signed value of the number, a type of extension.

[Part 3.3.1.(b)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

The structural 32 bit right shifter is made using a generate statement to make 32 muxes. We then wire them to the corresponding neighbors based on the corresponding shift creating the cascading affect. The arithmetic and logical shifts are controlled by the i_ARI control signal. For logical zeros are shifted into the MSBs. For arithmetic shifts we shift the sign bit as the "fill bit".

[Part 3.3.1.(c)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

Adding left shift support we use i_DIR to control the direction. For left shifts the bits are flipped or "reversed". This way we don't need to implement an entire second left shifter to perform the same thing.

[Part 3.3.1.(d)] Describe how the execution of the different shifting operations corresponds to the OuestaSim waveforms in your writeup.

▼ Name	[← ● 0 ns →] →	<u> </u>	Msgs									
□ ♦ i_SHIFT	5'h01	• 4 /tb barrelshifter/i	5'h01	01	02	.04		1F			IOA	105
■ ◆ ALUsel	4'h0	/tb barrelshifter/	4'h0	o	1	. 9		10	1	19	10	
■ 🍫 i_D	32 no		32'h000000F0	000000F0	F0000000		0F000000	10000FFFF	80000000		100000000	[A5A5A5A5
■ 🍫 0_0	32 h0		32'h000001E0	000001E0	3C000000	FF000000	00F00000	180000000	00000001	FFFFFFF	100000000	IB4B4B4A0

Test 1: Logical Left Shift. Test 2: Logical Right Shift. Test 3: Arithmetic right shift sign=1. Test 4: Arithmetic right shift sign=0. Test 5: Logical Left Shift edge case. Test 6:

Logical right shift edge case. Test 7: Arithmetic right shiftedge case. Test 8: Zero input. Test 9: Pattern Test.

[Part 3.3.2.(a)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

Our design approach was to try to compact everything into blocks to make it easier to read and to make it more organized. One way to help was to separate the branch logic from the ALU into its own block.

[Part 3.3.2.(b)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.

wave - Delauit								
41	Msgs							
+ /tb_branch_comp/i_A	32'h0000000A	00000005		FFFFFFE	0000000A	00000001	FFFFFFE	
 	32'hFFFFFFFD	00000005	00000006	00000005	FFFFFFD	00000005	00000001	
/tb_branch_comp/i_BrUn	0							
 	3'h5	0	1	4	5	4	5	
/tb_branch_comp/o_Branch	1							
/tb_branch_comp/clk	1							

The branch comp will output a signal of 1 signaling it is a branch being executed and the BrUn will indicate if its signed or unsigned.

[Part 3.3.3] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: How is Zero calculated? How is slt implemented?

ALU
Signals;

A - Data input 1
B - Data input 2
ALUCTRI - tells the ALU what instruction
Result
Zero

A - ALU
Control

ALU
Control

Zero is calculated by looking at the result value and seeing if it is all 0's. slt compares two signed integers and sets the result to 1 if $A \le B$, otherwise 0.

[Part 3.3.5] Describe how the execution of the different operations corresponds to the OuestaSim waveforms in your writeup.

[Part 3.3.8] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

[Part 4] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 4.a] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1_base_test.s.

[Part 4.b] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1_cf_test.s.

[Part 4.c] Create and test an application that sorts an array with *N* elements using the MergeSort algorithm (link). Name this file Proj1 mergesort.s.

[Part 5] Report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematic from part 1. What components would you focus on to improve the frequency?