

# Architecture Project

---

## Simple PDP-11


Team 15

Team Members	Sec	Bn
-Evram Youssef	1	9
-Remonda Talaat	1	20
-Mohamed Shawky	2	16
-Mahmoud Othman	2	21

Submitted to: TA.Ali el-Seddiq

Under supervision of: Dr. Hwaida

## General Architecture Info:



- Single bus.
- 8 General purpose registers (R0 -> R7).
- 2 TMP registers, ALU buffer and 6-bit FLAGS register.
- 8\*1024 16-bit-words RAM.

## Two operands instructions:

❑ Syntax “Opcode Src, Dst”

❑ IR:

4 bits opcode	6 bits src	6 bits dst
------------------	---------------	---------------

Instruction Name	Op Code (Binary)	Operation Performed	Condition codes
Mov	0001	$\text{Dst} \leftarrow [\text{Src}]$	“N” set if $[\text{src}] < 0$ “Z” set if $[\text{src}] = 0$ “V” reset
ADD	0010	$\text{Dst} \leftarrow [\text{Dst}] + [\text{Src}]$	“N” set if result $< 0$ “Z” set if result $= 0$ “V” set if arithmetic overflow occurs  “C” set if carry from the MSB of result occurs
ADC	0011	$\text{Dst} \leftarrow [\text{Dst}] + [\text{Src}] + C$	“N” set if result $< 0$ “Z” set if result $= 0$ “V” set if arithmetic overflow occurs  “C” set if carry from the MSB of result occurs
SUB	0100	$\text{Dst} \leftarrow [\text{Dst}] - [\text{Src}]$	“N” set if result $< 0$ “Z” set if result $= 0$ “V” set if arithmetic overflow occurs “C” set if no carry from the MSB of result occurs

SBC	0101	$\text{Dst} \leftarrow [\text{Dst}] - [\text{Src}] - \text{C}$	<p>“N” set if result &lt; 0 “Z” set if result = 0 “V” set if arithmetic overflow occurs</p> <p>“C” set if no carry from the MSB of result occurs</p>
AND	0110	$\text{Dst} \leftarrow [\text{Dst}] \text{ AND } [\text{Src}]$	<p>“N” set if MSB of result = 0 “Z” set if [src] = 0 “V” reset</p>
OR	0111	$\text{Dst} \leftarrow [\text{Dst}] \text{ OR } [\text{Src}]$	<p>“N” set if MSB of result = 0 “Z” set if [src] = 0 “V” reset</p>
XNOR	1000	$\text{Dst} \leftarrow [\text{Dst}] \text{ XNOR } [\text{Src}]$	<p>“N” set if MSB of result = 0 “Z” set if [src] = 0 “V” reset</p>
CMP	1001	$[\text{Dst}] - [\text{Src}]$ Neither of the operands are affected	<p>“N” set if result &lt; 0 “Z” set if result = 0 “V” set if arithmetic overflow occurs</p> <p>“C” set if no carry from the MSB of result occurs</p>

## One operand instructions:

❑ Syntax “Opcode Dst”

❑ IR:

8bits opcode	8bits dst
-----------------	--------------

Instruction Name	Op Code (Binary)	Operation Performed	Condition codes
INC	11110000	$\text{Dst} \leftarrow [\text{Dst}] + 1$	“N” set if result < 0 “Z” set if result = 0 “V” set if [Dst] was 077777
DEC	11110001	$\text{Dst} \leftarrow [\text{Dst}] - 1$	“N” set if result < 0 “Z” set if result = 0 “V” set if [Dst] was 100000
CLR	11110010	$\text{Dst} \leftarrow 0$	“N” reset “V” reset “C” reset “Z” set
INV	11110011	$\text{Dst} \leftarrow \text{INV}([\text{Dst}])$	“N” set if MSB of result = 1 “V” reset “C” set “Z” set if result = 0
LSR	11110100	$\text{Dst} \leftarrow 0 \parallel [\text{Dst}]_{15 \rightarrow 1}$	“N” set if MSB of result = 1 “V” = N XOR C “C” is loaded by last bit shifted out of register “Z” set if result = 0
ROR	11110101	$\text{Dst} \leftarrow [\text{Dst}]_0 \parallel [\text{Dst}]_{15 \rightarrow 1}$	“N” set if MSB of result = 1 “V” = N XOR C

			“C” is loaded by last bit shifted out of register “Z” set if result = 0
RRC	11110110	$\text{Dst} \leftarrow \text{C} \parallel [\text{Dst}]_{15 \rightarrow 1}$	“N” set if MSB of result = 1 “V” = N XOR C “C” is loaded by last bit shifted out of register “Z” set if result = 0
ASR	11110111	$\text{Dst} \leftarrow [\text{Dst}]_{15} \parallel [\text{Dst}]_{15 \rightarrow 1}$	“N” set if MSB of result = 1 “V” = N XOR C “C” is loaded by last bit shifted out of register “Z” set if result = 0
LSL	11111000	$\text{Dst} \leftarrow [\text{Dst}]_{14 \rightarrow 0} \parallel 0$	“N” set if MSB of result = 1 “V” = N XOR C “C” is loaded by last bit shifted out of register “Z” set if result = 0
ROL	11111001	$\text{Dst} \leftarrow [\text{Dst}]_{14 \rightarrow 0} \parallel [\text{Dst}]_{15}$	“N” set if MSB of result = 1 “V” = N XOR C “C” is loaded by last bit shifted out of register “Z” set if result = 0
RL	11111010	$\text{Dst} \leftarrow [\text{Dst}]_{14 \rightarrow 0} \parallel \text{C}$	“N” set if MSB of result = 1 “V” = N XOR C “C” is loaded by last bit shifted out of register “Z” set if result = 0

## Branch instructions:

- ❑ Syntax “Opcode Offset”
- ❑ Operation “ $PC \leftarrow PC + \text{Offset}$ ” is performed if branch condition is TRUE
- ❑ IR:

6bits opcode	10bits offset
-----------------	------------------

Instruction Name	Op Code (Binary)	Operation Condition	Condition codes
BR	000000	No Condition	—
BEQ	000001	$Z = 1$	—
BNE	000010	$Z = 0$	—
BLO	000011	$C = 0$	—
BLS	110000	$C = 0 \text{ OR } Z = 1$	—
BHI	110001	$C = 1$	—
BHS	110011	$C = 1 \text{ OR } Z = 1$	—

## No operation instructions:

❑ Syntax “Opcode”

❑ IR:

4bits opcode	—
-----------------	---

Instruction Name	Op Code (Binary)	Operation Performed	Condition codes
HLT	1010	Stop the processor	—
NOP	1011	No operation is performed Continue code	—

## Jump Subroutine instructions:

❑ Syntax “Opcode”

❑ IR:

4bits opcode	12bits ADDRESS
-----------------	-------------------

Instruction Name	Op Code (Binary)	Syntax	Condition codes
JSR	1101	JSR Address	—
RTS	111001	RTS	—



INTERRUPT	111010	—	—
IRET	111011	IRET	—

## ALU Operations:

- ❖ ADD :  $F = \text{Temp0} + \text{Bus}_{\text{out}}$ .
- ❖ SUB:  $F = \text{Bus}_{\text{out}} - \text{Temp0}$ .
- ❖ AND:  $F = \text{Temp0} \text{ AND } \text{Bus}_{\text{out}}$ .
- ❖ OR:  $F = \text{Temp0} \text{ OR } \text{Bus}_{\text{out}}$ .
- ❖ NOT:  $F = \text{NOT } \text{Bus}_{\text{out}}$ .
- ❖ XNOR:  $F = \text{Temp0} \text{ XNOR } \text{Bus}_{\text{out}}$ .
- ❖ LSR:  $F = \text{LSR } \text{Bus}_{\text{out}}$ .
- ❖ ROR:  $F = \text{ROR } \text{Bus}_{\text{out}}$ .
- ❖ RRC:  $F = \text{RRC } \text{Bus}_{\text{out}}$ .
- ❖ ASR:  $F = \text{ASR } \text{Bus}_{\text{out}}$ .
- ❖ LSL:  $F = \text{LSL } \text{Bus}_{\text{out}}$ .
- ❖ ROL:  $F = \text{ROL } \text{Bus}_{\text{out}}$ .
- ❖ RLC:  $F = \text{ROL } \text{Bus}_{\text{out}}$ .
- ❖ DEC:  $F = \text{Bus}_{\text{out}} - 1$ .
- ❖ INC:  $F = \text{Bus}_{\text{out}} + 1$ .
- ❖ OUTZero:  $F = 0$ .

# Control Store Groups:

## ❑ Group 0 : “6-Bits”

- Next Address Field.

## ❑ Group 1(out group): “3-Bits”

- No Transfer.
- PC<sub>out</sub>.
- IR<sub>out</sub>.
- MDR<sub>out</sub>.
- Rsrc<sub>out</sub>.
- Rdest<sub>out</sub>.
- Temp1<sub>out</sub>.
- ALU<sub>out</sub>.

## ❑ Group 2 (in group): “3-Bits ”

- No Transfer.
- PC<sub>in</sub>.
- IR<sub>in</sub>.
- Rsrc<sub>in</sub>.
- Rdest<sub>in</sub>.
- FLAGSin.

## ❑ Group 3(in group): “2-Bits”

- No Transfer.
- MAR<sub>in</sub>.
- MDR<sub>in</sub>.

➤ Temp1<sub>in</sub>.

❑ Group 4: “2-Bits”

- No Action.
- Temp0<sub>in</sub>.
- Clear Temp0.

❑ Group 5: “3-Bits”

- No operation.
- ALU<sub>add</sub>.
- ALU<sub>bus+1</sub>.
- ALU<sub>bus-1</sub>.
- ALU<sub>op</sub>.

❑ Group 6: “2-Bits”

- Read.
- Write.
- No Action.

❑ Group 7: “1-Bit”

- Carry in = 1.
- Carry in = 0.

❑ Group 8: “1-Bit”

- No Action
- PLA<sub>out</sub>.

### ❑ Group 9 (PLA Selectors): “3-Bits”

- No Action.
- ORdest
- ORdest<sub>indirect</sub>.
- ORsrc<sub>indirect</sub>.
- ORresult.
- ORop.
- Address\_field<sub>out</sub>.
- Flags<sub>out</sub>.

## Flag Register:

- Bit 0: Carry Flag.
- Bit 1: Zero Flag.
- Bit 2: Negative Flag.
- Bit 3: Parity Flag.
- Bit 4: Overflow Flag.

## Addressing Modes:

- Register Direct: 000
- Auto Increment: 001
- Auto Decrement: 010
- Indexed: 011
- Register Indirect: 100
- Auto Increment Indirect: 101
- Auto Decrement Indirect: 110
- Indexed Indirect: 111

# Control Store:

Address	Control Word	Next Address Field
000000	PC <sub>out</sub> , MAR <sub>in</sub> , Read , ALU <sub>bus+1</sub>	000001
000001	ALU <sub>out</sub> , PC <sub>in</sub>	000010
000010	MDR <sub>out</sub> , IR <sub>in</sub> , uAR $\leftarrow$ [PLA]	000011
000011	R <sub>srcout</sub> , Temp1 <sub>in</sub> , uAR $\leftarrow$ [OR <sub>dest</sub> ]	010000
000100	R <sub>srcout</sub> , MAR <sub>in</sub> , Read, uAR $\leftarrow$ [OR <sub>src.ind</sub> ]	001110
000101	R <sub>srcout</sub> , MAR <sub>in</sub> , Read , ALU <sub>bus+1</sub>	000110
000110	ALU <sub>out</sub> , R <sub>src.in</sub> , uAR $\leftarrow$ [OR <sub>src.ind</sub> ]	001110
000111	R <sub>srcout</sub> , ALU <sub>bus-1</sub>	001000
001000	ALU <sub>out</sub> , R <sub>src.in</sub> , MAR <sub>in</sub> , Read, uAR $\leftarrow$ [OR <sub>src.ind</sub> ]	001110
001001	PC <sub>out</sub> , MAR <sub>in</sub> , Read , ALU <sub>bus+1</sub>	001010
001010	ALU <sub>out</sub> , PC <sub>in</sub>	001011
001011	MDR <sub>out</sub> , Temp0 <sub>in</sub>	001100
001100	R <sub>srcout</sub> , ALU <sub>add</sub>	001101
001101	ALU <sub>out</sub> , MAR <sub>in</sub> , Read, uAR $\leftarrow$ [OR <sub>src.ind</sub> ]	001110
001110	MDR <sub>out</sub> , MAR <sub>in</sub> , Read	001111

001111	MDR <sub>out</sub> , Temp1 <sub>in</sub> , uAR $\leftarrow$ [OR <sub>dest</sub> ]	010000
010000	R <sub>dest.out</sub> , Temp0 <sub>in</sub> , uAR $\leftarrow$ [OR <sub>op</sub> ]	101110
010001	R <sub>dest.out</sub> , MAR <sub>in</sub> , Read, uAR $\leftarrow$ [OR <sub>dest.ind</sub> ]	011011
010010	R <sub>dest.out</sub> , MAR <sub>in</sub> , Read, ALU <sub>bus+1</sub>	010011
010011	ALU <sub>out</sub> , R <sub>dest.in</sub> , uAR $\leftarrow$ [OR <sub>dest.ind</sub> ]	011011
010100	R <sub>dest.out</sub> , ALU <sub>bus-1</sub>	010101
010101	ALU <sub>out</sub> , R <sub>dest.in</sub> , MAR <sub>in</sub> , Read, uAR $\leftarrow$ [OR <sub>dest.ind</sub> ]	011011
010110	PC <sub>out</sub> , MAR <sub>in</sub> , Read, ALU <sub>bus+1</sub>	010111
010111	ALU <sub>out</sub> , PC <sub>in</sub>	011000
011000	MDR <sub>out</sub> , Temp0 <sub>in</sub>	011001
011001	R <sub>dest.out</sub> , ALU <sub>add</sub>	011010
011010	ALU <sub>out</sub> , MAR <sub>in</sub> , Read, uAR $\leftarrow$ [OR <sub>dest.ind</sub> ]	011011
011011	MDR <sub>out</sub> , MAR <sub>in</sub> , Read	011100
011100	MDR <sub>out</sub> , Temp0 <sub>in</sub> , uAR $\leftarrow$ [OR <sub>op</sub> ]	101110
011101	R <sub>srcout</sub> , ALU <sub>bus-1</sub>	011110
011110	ALU <sub>out</sub> , MAR <sub>in</sub> , R <sub>src.in</sub>	011111
011111	Flags <sub>out</sub> , MDR <sub>in</sub> , WR	100000
100000	R <sub>srcout</sub> , ALU <sub>bus-1</sub>	100001
100001	ALU <sub>out</sub> , MAR <sub>in</sub> , R <sub>src.in</sub>	100010

100010	$PC_{out}, MDR_{in}, WR, uAR \leftarrow [OR_{op}]$	101110
100011	$Address\_field_{out}, PC_{in}$	000000
100100	$R_{src}_{out}, MAR_{in}, Read, ALU_{bus+1}$	100101
100101	$ALU_{out}, R_{src.in}$	100110
100110	$MDR_{out}, PC_{in}, uAR \leftarrow [OR_{op}]$	101110
100111	$R_{src}_{out}, MAR_{in}, Read, ALU_{bus+1}$	101000
101000	$ALU_{out}, R_{src.in}$	101001
101001	$MDR_{out}, FLAGS_{in}$	000000
101010	$uAR \leftarrow [OR_{result}]$	101011
101011	$PC_{out}, Temp0_{in}$	101100
101100	$Address\_field_{out}, ALU_{add}$	101101
101101	$ALU_{out}, PC_{in}$	000000
101110	$Temp1_{out}, MDR_{in}, WR$	000000
101111	$Temp1_{out}, R_{dest.in}$	000000
110000	$Temp1_{out}, ALU_{op}, uAR \leftarrow [OR_{dest.ind}]$	110001
110001	$ALU_{out}, R_{dest.in}$	000000
110010	$ALU_{out}, MDR_{in}, WR$	000000



# CPU Cycles Analysis:

- Total CPU cycles = 9408
- Total MEM access = 2255
- Average MEM access = 3.331
- CPI = 13.897

	Clock Cycles		
Instruction	Min	Max	Avg
MOV	6	21	11
ADD ADC	7	23	14
SUB SBC	10	26	17
AND OR XNOR	7	23	14
CMP	9	25	16
INC DEC INV	7	15	10
CLR	6	12	8
LSR ROR RRC ASR	7	14	9

LSL ROL RLC			
BR	8		
BEQ BHI BHS BLO BLS BNE	9		
HLT INT IRET JSR X(R) NOP RTS	4		

# Memory Access Analysis

## Group 1: Two Operands Regular Instructions (ADD, ADC, SUB, SUBC, AND, OR, XNOR):

Addressing modes are (RGS: register, IND\_RGS: indirect register)

SRC	DST	MA
RGS	RGS	1
RGS	IND_RGS	3
RGS	Autoincrement	3
RGS	IND_autoincrement	4
RGS	Autodecrement	3
RGS	IND_Autodec	4
RGS	Indexed	4
RGS	Ind_Indexed	5
INC	RGS	2
INC	IND_RGS	4
INC	Autoincrement	4
INC	IND_autoincrement	5
INC	Autodecrement	4
INC	IND_Autodec	5
INC	Indexed	5
INC	Ind_Indexed	6
DEC	RGS	2
DEC	IND_RGS	4
DEC	Autoincrement	4
DEC	IND_autoincrement	5
DEC	Autodecrement	4
DEC	IND_Autodec	5
DEC	Indexed	5
DEC	Ind_Indexed	6
INDEX	RGS	3
INDEX	IND_RGS	5
INDEX	Autoincrement	5
INDEX	IND_autoincrement	6
INDEX	Autodecrement	5
INDEX	IND_Autodec	6
INDEX	Indexed	6
INDEX	Ind_Indexed	7

SRC	DST	MA
IND_RGS	RGS	2
IND_RGS	IND_RGS	4
IND_RGS	Autoincrement	4
IND_RGS	IND_autoincrement	5
IND_RGS	Autodecrement	4
IND_RGS	IND_Autodec	5
IND_RGS	Indexed	5
IND_RGS	Ind_Indexed	6
IND_INC	RGS	3
IND_INC	IND_RGS	5
IND_INC	Autoincrement	5
IND_INC	IND_autoincrement	6
IND_INC	Autodecrement	5
IND_INC	IND_Autodec	6
IND_INC	Indexed	6
IND_INC	Ind_Indexed	7
IND_DEC	RGS	3
IND_DEC	IND_RGS	5
IND_DEC	Autoincrement	5
IND_DEC	IND_autoincrement	6
IND_DEC	Autodecrement	5
IND_DEC	IND_Autodec	6
IND_DEC	Indexed	6
IND_DEC	Ind_Indexed	7
IND_INDEX	RGS	4
IND_INDEX	IND_RGS	6
IND_INDEX	Autoincrement	6
IND_INDEX	IND_autoincrement	7
IND_INDEX	Autodecrement	6
IND_INDEX	IND_Autodec	7
IND_INDEX	Indexed	7
IND_INDEX	Ind_Indexed	8

## Group 2: Two Operands Special Instructions (MOV, CMP):

As MOV doesn't require the final data of the destination, just the address, and CMP doesn't store the final value of the operation.

So, the second table would differ from the previous one, as MA would be less by 1, except when RGS is at the destination.

SRC	DST	MA
RGS	RGS	<b>1</b>
RGS	IND_RGS	2
RGS	Autoincrement	2
RGS	IND_autoincrement	3
RGS	Autodecrement	2
RGS	IND_Autodec	3
RGS	Indexed	3
RGS	Ind_Indexed	4
INC	RGS	<b>2</b>
INC	IND_RGS	3
INC	Autoincrement	3
INC	IND_autoincrement	4
INC	Autodecrement	3
INC	IND_Autodec	4
INC	Indexed	4
INC	Ind_Indexed	5
DEC	RGS	<b>2</b>
DEC	IND_RGS	3
DEC	Autoincrement	3
DEC	IND_autoincrement	4
DEC	Autodecrement	3
DEC	IND_Autodec	4
DEC	Indexed	4
DEC	Ind_Indexed	5
INDEX	RGS	<b>3</b>
INDEX	IND_RGS	4
INDEX	Autoincrement	4
INDEX	IND_autoincrement	5
INDEX	Autodecrement	4
INDEX	IND_Autodec	5
INDEX	Indexed	5
INDEX	Ind_Indexed	6

SRC	DST	MA
IND_RGS	RGS	<b>2</b>
IND_RGS	IND_RGS	3
IND_RGS	Autoincrement	3
IND_RGS	IND_autoincrement	4
IND_RGS	Autodecrement	3
IND_RGS	IND_Autodec	4
IND_RGS	Indexed	4
IND_RGS	Ind_Indexed	5
IND_INC	RGS	<b>3</b>
IND_INC	IND_RGS	4
IND_INC	Autoincrement	4
IND_INC	IND_autoincrement	5
IND_INC	Autodecrement	4
IND_INC	IND_Autodec	5
IND_INC	Indexed	5
IND_INC	Ind_Indexed	6
IND_DEC	RGS	<b>3</b>
IND_DEC	IND_RGS	4
IND_DEC	Autoincrement	4
IND_DEC	IND_autoincrement	5
IND_DEC	Autodecrement	4
IND_DEC	IND_Autodec	5
IND_DEC	Indexed	5
IND_DEC	Ind_Indexed	6
IND_INDEX	RGS	<b>4</b>
IND_INDEX	IND_RGS	5
IND_INDEX	Autoincrement	5
IND_INDEX	IND_autoincrement	6
IND_INDEX	Autodecrement	5
IND_INDEX	IND_Autodec	6
IND_INDEX	Indexed	6
IND_INDEX	Ind_Indexed	7

### Group3: One Operand Instructions (INC, DEC, CLR, INV, LSR, ROR, RRC, ASR, LSL, ROL, RLC):

Destination	MA
Register	<b>1</b>
Indirect Register	3
Autoincrement	3
Indirect Autoincrement	4
Autodecrement	3
Indirect Autodecrement	4
Indexed	4
Indirect Indexed	5

**Group 4: Jumpers and Stackers (JSR, RTS, ITR, IRET):**

<b>Operation</b>	<b>Memory Access</b>
<b>JSR</b>	<b>3</b>
<b>RTS</b>	<b>2</b>
<b>ITR</b>	<b>3</b>
<b>IRET</b>	<b>3</b>

**Group 5: Branches, HLT and NO Operation:**

**Memory Access = 1 for fetching any of these instructions.**