

## **PPG32 I/O**



### MPD I/O


0 Sync? Not used by us 10 Trigger in: latch or input • 40 MHz clock out 01 00 synched with 40 MHz • Clk clock from PPG32 Busy signal? Not used by us Clock in: 40 MHz D1 clock. MUST BE **LVTTL SIGNAL** at D0 risk of breaking MPD АЗ **HDMI** cables A2 **A1 A0** 

### Chronobox I/O




#### Level converter I/O

Necessary to ensure PPG32s only ever receive LVTTL clock signals



# **Cabling diagram**



#### Via Konstantin

Documented <u>here</u>

