PPG32 I/O v4 Oct 10/25

Documented here



MPD I/O

Trigger in: latch or input synched with 40 MHz clock from PPG32

Busy signal? Not used by us

Clock in: 40 MHz clock. **MUST BE LVTTL SIGNAL** at risk of breaking MPD



Chronobox I/O v4 Oct 10/25



Level converter I/O

Necessary to ensure PPG32s only receives LVTTL clock signals



Cabling diagram v4 Oct 10/25



Via Konstantin

Documented here

Note level converter handles clock distribution in reality

SVG format - trigger and clock distribution

DarkLight clock and trigger distribution, 6-Oct-2025...