

HT and Trusted IC -- Trusted IC Design with HT Prevention

Cybersecurity Specialization
-- Hardware Security

HT Prevention: Pre-Synthesis


- #Ensure IPs are trusted before use them
- # Formal verification
 - Property/model/equivalence checking
 - f(x)=g(x) iff f(x)g'(x) + f'(x)g(x) = 0
 - Use SAT (Boolean satisfiability) solver to verify f(x)g'(x) + f'(x)g(x) is unsatisfiable (constant 0).
 - FSM equivalency: product machine
- # Test and validation
 - Testing methods
 - HT detection approaches







HT Prevention: Post-Synthesis

- #Removal of dead spaces
 - Prevent direct HT insertion, limit big HTs
- # Circuit obfuscation
 - Make reverse engineering harder
- # Shielding wires
 - ▶ Prevent EM radiation
- #Interface protection: I/O pins, internal module interface, power/clock, scan chain
 - **■** Control HT triggers







HT Prevention: Other Methods

- # M. Banga and M. Hsiao, VITAMIN: Voltage inversion technique to ascertain malicious insertion in ICs, HOST 2009.
- # J. Gu, G. Qu, and Q. Zhou, Information hiding for trusted system design, DAC 2009.
- # R.S. Chakraborty and S. Bhunia, Security against hardware Trojan through a novel application of **design obfuscation**, ICCAD 2009.
- # M. Potkonjak, Synthesis of trustable ICs using Untrusted CAD tools, DAC 2010.
- # E. Love, Y. Jin, and Y. Makris, Enhancing security via provably trustworthy hardware intellectual property, HOST 2011.
- # C. Dunbar and G. Qu, Designing trusted embedded systems from Finite State Machines, TECS 2014.