Rapport du projet AES VHDL

TODO: Not all test

TODO: Legend graph TODO: Graph renvoi dans le texte Rapport du projet AES VHDL Plan SubBytes **SubBytes Entity** SubBytes Architecture Component SBox Entity Architecture Testbench SubBytes TestBench ShiftRows ShiftRows Entity ShiftRows Architecture ShiftRows TestBench MixColumns MixColumns Entity MixColumns Architecture Component MixColumn **Entity** Architecture Testbench MixColumns TestBench AddRoundKey AddRoundKey Entity AddRoundKey Architecture AddRoundKey TestBench Round **Round Entity Round Architecture** Component Registre D Entity Architecture TestBench Component state_to_bit128 et bit128_to_state Round TestBench Machine d'Etat Machine d'Etat Entity Machine d'Etat Architecture Machine d'Etat TestBench Compteur de Round Compteur de Round Entity Compteur de Round Architecture Compteur de Round TestBench **AES Bibliographie**

Annexe

[Mettre Graphe]

SubBytes

SubBytes effetcue une transformation non linéaire appliqué à tous les octets de l'état en utilisant une SBox.




Figure TODO: Principe du SubBytes

SubBytes Entity




Figure TODO: SubBytes Entity

```
1 entity subbytes is
2
3  port (
4   data_i: in type_state;
5   data_o: out type_state
6  );
7
8 end entity subbytes;
```

Note: Le type $type_state$ est un array(0 to 3) de row_state , qui lui-même est un array(0 to 3) de bit8 ($std_logic_vector(7 downto 0)$). Il s'agit donc d'un tableau 4×4 avec 1 octet par case.




Figure TODO: Représentation d'un State array

SubBytes Architecture

Ici, on va chercher à appliquer la SBox sur chaque octet de l'état (16 octets) **de manière concurrente**. Par conséquent, on utilise 1 SBox **pour chaque** octet.

Dans la partie déclarative de l'architecture de SubBytes, on déclare un component sbox, que l'on implémentera plus tard.

```
architecture subbytes_arch of subbytes is
 1
 2
 3
      component sbox
 4
        port (
 5
          data_i: in bit8;
          data_o: out bit8
 6
 7
        );
      end component;
 8
 9
10 begin
```

Dans la partie descriptive de l'architecture de SubBytes, on génère 1 sbox par case, et on fait entrer la data_i et sortir la data_o correspondant.

```
1
    begin
 2
 3
       S_row: for i in 0 to 3 generate
 4
         S_case: for j in 0 to 3 generate
 5
           sbox: sbox port map(
             data_i \Rightarrow data_i(i)(j),
 7
             data_o \Rightarrow data_o(i)(j)
 8
           );
 9
         end generate S_case;
10
       end generate S_row;
11
    end architecture subbytes_arch;
```

Il nous reste plus qu'à implémenter la SBox et **tester**.

Component SBox

Entity




Figure TODO: SBox Entity

```
1 entity sbox is
2
3  port (
4   data_i: in bit8;
5   data_o: out bit8
6  );
7
8 end entity adder;
```

Architecture

Dans la partie déclarative de l'architecture SBox, on déclare un array de taille 256, **constante**, qui doit représenter la SBox suivante :

		У															
		0	1	2	3	4	5	6	7	8	9	a	b	С	d	е	f
	0	52	09	6a	d5	30	36	a 5	38	bf	40	a 3	9 e	81	f3	d7	fb
	1	7c	е3	39	82	9b	2f	ff	87	34	8e	43	44	с4	de	е9	cb
	2	54	7b	94	32	a6	c2	23	3đ	ee	4c	95	0b	42	fa	с3	4e
	3	08	2 e	a1	66	28	d9	24	b2	76	5b	a2	49	6d	8b	d1	25
	4	72	f8	f6	64	86	68	98	16	d4	a4	5c	CC	5d	65	b6	92
	5	6c	70	48	50	fd	ed	b9	da	5e	15	46	57	a 7	8d	9d	84
	6	90	d8	ab	00	8c	bc	d3	0a	f7	e4	58	05	b8	b3	45	06
x	7	đ0	2c	1e	8f	ca	3f	0f	02	c1	af	bd	03	01	13	8a	6b
^	8	3a	91	11	41	4f	67	dc	ea	97	f2	cf	ce	f0	b4	e6	73
	9	96	ac	74	22	e7	ad	35	85	e2	f9	37	e8	1c	75	df	6e
	a	47	f1	1a	71	1d	29	с5	89	6f	b7	62	0e	aa	18	be	1b
	b	fc	56	3e	4b	С6	d2	79	20	9a	db	c0	fe	78	cd	5a	f4
	С	1f	dd	a.8	33	88	07	с7	31	b1	12	10	59	27	80	ec	5f
	đ	60	51	7f	a 9	19	b5	4a	0d	2d	e5	7a	9f	93	с9	9c	ef
	Ф	a0	e0	3b	4d	ae	2a	f5	b0	c8	eb	bb	3c	83	53	99	61
	f	17	2b	04	7e	ba	77	d6	26	e1	69	14	63	55	21	0c	7d

Figure TODO: SBox fournie à implémenter

```
1 architecture sbox_arch of sbox is
2  -- Déclaration d'un type "sbox"
3  type sbox_t is array (0 to 255) of bit8;
4  -- Déclaration des données de la sbox
5  constant sbox_c: sbox_t := (X"52", X"09", X"6a", [...], X"0c", X"7d");
6
7 begin
```

Dans la partie descriptive de l'architecture de SBox, on envoie l'image de sbox_c à data_o.

Cependant, il faut noter que data_i est en bit128 (std_logic_vector(127 downto 0)).

Comme l'opérateur array() n'accepte que des integer en paramètre, on utilise la librairie
ieee.numeric_stc.all afin de convertir des std_logic_vector en integer.




Figure TODO: Conversion des types en VHDL

```
1 -- Pour utiliser le type bit8
 2
    library lib_aes;
    use lib_aes.crypt_pack.bit8;
 5
    -- Pour utiliser les types de std_logic_1164
 6
    library ieee;
 7
    use ieee.std_logic_1164.std_logic;
 9
    -- Pour convertir des std_logic_vector en integer
    use ieee.numeric_std.unsigned;
10
11
    use ieee.numeric_std.to_integer;
12
13
    -- [...]
14
    architecture sbox_arch of sbox is
15
16
        -- [...]
17
18
19
    begin
20
21
      data_o <= sbox_c(to_integer(unsigned(data_i)));</pre>
22
   end architecture sbox_arch;
```

En entrée: Un variable allant de 0 à 255.

On s'attend à obtenir la sbox.

```
entity sbox_tb is
 2
    end entity sbox_tb;
 3
 4
    architecture sbox_tb_arch of sbox_tb is
 5
 6
      -- Composant à tester
 7
     component sbox
 8
       port(
9
          data_i: in bit8;
10
          data_o: out bit8
11
       );
12
      end component;
13
      -- Signaux pour la simulation
14
      signal data_i_s: bit8;
15
     signal data_o_s: bit8;
16
17
18
      -- Signaux attendu (Arrange)
19
     type sbox_t is array (0 to 255) of bit8;
      constant sbox_c: sbox_t := (
20
       x"52", x"09", [...], x"0c", x"7d"
21
22
      );
23
24
    begin
25
     DUT: sbox port map(
26
27
       data_i => data_i_s,
28
        data_o => data_o_s
29
     );
30
31
     test: process
32
      begin
        for stimuli in 0 to 255 loop
33
34
          data_i_s <= std_logic_vector(to_unsigned(stimuli, data_i_s'length));</pre>
    -- Act
35
          wait for 5 ns;
36
          assert data_o_s=sbox_c(stimuli) -- Assert
37
            report "Test has failed : data_o_s/=sbox_c(stimuli)"
38
39
            severity error;
          wait for 5 ns;
40
41
        end loop;
        assert false Report "Simulation Finished" severity failure;
42
43
      end process test;
    end architecture sbox_tb_arch;
```

Résultat:



<u>Figure TODO : Résultat obtenu pour le test SBox</u>

```
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# Time: 0 ns Iteration: 0 Instance: /sbox_tb/DUT
# ** Failure: Simulation Finished
# Time: 2560 ns Iteration: 0 Process: /sbox_tb/test File:
SRC/BENCH/sbox_tb.vhd
# Break in Process test at SRC/BENCH/sbox_tb.vhd line 70
```

Toutes les assertions sont passés, donc sbox est validé.

Manuellement : sbox(0x7d) = 0x13.

SubBytes TestBench

En entrée :

```
1 ((x"79", x"47", x"8b", x"65"),
2 (x"1b", x"8e", x"81", x"aa"),
3 (x"66", x"b7", x"7c", x"6f"),
4 (x"62", x"c8", x"e4", x"03")
```

Ce que l'on attend:

```
1 ((x"af", x"16", x"ce", x"bc"),

2 (x"44", x"e6", x"91", x"62"),

3 (x"d3", x"20", x"01", x"06"),

4 (x"ab", x"b1", x"ab", x"d5"))
```

VHDL:

```
architecture subbytes_tb_arch of subbytes_tb is
 2
 3
      -- Composant à tester
      component subbytes
 4
 5
        port(
 6
          data_i: in type_state;
 7
          data_o: out type_state
 8
       );
 9
      end component;
10
11
      -- Signaux pour la simulation
12
      signal data_i_s: type_state;
13
      signal data_o_s: type_state;
14
15
      -- Arrange
      constant state_c: type_state := ((x"af", x"16", x"ce", x"bc"),
16
                                        (x"44", x"e6", x"91", x"62"),
17
18
                                        (x"d3", x"20", x"01", x"06"),
19
                                        (x"ab", x"b1", x"ab", x"d5"));
20
21
    begin
22
23
      DUT: subbytes port map(
24
       data_i => data_i_s,
25
       data_o => data_o_s
26
      );
```

```
27
28
      -- Act
      data_i_s \leftarrow ((x"79", x"47", x"8b", x"65"),
29
30
                   (x"1b", x"8e", x"81", x"aa"),
                   (x"66", x"b7", x"7c", x"6f"),
31
32
                   (x"62", x"c8", x"e4", x"03"));
33
34
     test: process
35
     begin
36
        -- Assert
37
       wait for 5 ns;
3.8
       assert data_o_s = state_c
39
         report "data_o_s /= state_c"
40
         severity error;
41
42
       -- End
43
        wait for 5 ns;
44
        assert false report "Simulation Finished" severity failure;
45
     end process test;
46
    end architecture subbytes_tb_arch;
47
```

Résultat:




Figure TODO: Résultat obtenu pour le test SubBytes

Toutes les assertions sont passés, donc **SubBytes est validé**.

Manuellement : D'après la figure ci-dessus, nous avons exactement ce que l'on attend :

AddRoundKey: 79 1b 66 62 47 8e b7 c8 8b 81 7c e4 65 aa 6f 03

Round 0

SubBytes : af 44 d3 ab 16 e6 20 b1 ce 91 01 ae bc 62 06 d5

Figure TODO: Extrait de l'énoncé pour la validation SubBytes

ShiftRows

ShiftRows doit permuter les octets de chaque ligne de l'état.

Le décalage dépend de indice (0...3) de la ligne.




Figure TODO: Fonctionnement de ShiftRows

ShiftRows Entity



Figure TODO: ShiftRows Entity

```
1 entity subbytes is
2
3  port (
4   data_i: in type_state;
5   data_o: out type_state
6  );
7
8 end entity subbytes;
```

ShiftRows Architecture

Dans la partie descriptive de l'architecture de ShiftRows, on utilisera des boucles generate afin d'appliquer la permutation de manière concurrente.

```
architecture shiftrows_arch of shiftrows is
 2
    begin
 3
      rows: for i in 0 to 3 generate
 4
 5
        cases: for j in 0 to 3 generate
 6
          data_o(i)(j) \leftarrow data_i(i)((i + j) \mod 4);
 7
        end generate cases;
8
      end generate rows;
 9
10 end architecture shiftrows_arch;
```

ShiftRows TestBench

En entrée :

```
1 ((x"af", x"16", x"ce", x"bc"),

2 (x"44", x"e6", x"91", x"62"),

3 (x"d3", x"20", x"01", x"06"),

4 (x"ab", x"b1", x"ae", x"d5"))
```

Ce que l'on attend:

```
1 ((x"a0", x"29", x"43", x"21"),
2 (x"ae", x"8e", x"d5", x"fa"),
3 (x"2f", x"6d", x"d9", x"21"),
4 (x"bc", x"e0", x"81", x"fc"))
```

VHDL:

```
architecture shiftrows_tb_arch of shiftrows_tb is
 2
 3
      -- Composant à tester
 4
      component shiftrows
 5
        port(
 6
          data_i: in type_state;
 7
          data_o: out type_state
 8
        );
9
      end component;
10
11
      signal data_i_s: type_state;
12
      signal data_o_s: type_state;
13
14
      -- Arrange
15
      constant state_c: type_state := ((x"a0", x"29", x"43", x"21"),
                                        (x"ae", x"8e", x"d5", x"fa"),
16
                                        (x"2f", x"6d", x"d9", x"21"),
17
18
                                        (x"bc", x"e0", x"81", x"fc"));
19
20
    begin
21
22
      DUT: shiftrows port map(
23
       data_i => data_i_s,
24
        data_o => data_o_s
25
      );
26
```

```
27
      -- Act
28
      data_i_s \leftarrow ((x''af'', x''16'', x''ce'', x''bc''),
29
                   (x"44", x"e6", x"91", x"62"),
                   (x"d3", x"20", x"01", x"06"),
30
                   (x"ab", x"b1", x"ae", x"d5"));
31
32
33
     test: process
34
     begin
35
       -- Assert
36
       wait for 5 ns;
37
       assert data_o_s = state_c
38
         report "data_o_s /= state_c"
39
         severity error;
40
41
       -- End
42
      wait for 5 ns;
43
        assert false report "Simulation Finished" severity failure;
44
     end process test;
45
46 end architecture shiftrows_tb_arch;
```

Résultat:

•		
	-No Data-	{{AF} {16} {CE} {BC}} {{44} {E6} {91} {62}} {{D3} {20} {01} {06}} {{AB} {B1} {AE} {D5}}
<u>+</u> > (0)	-No Data-	({AF} {16} {CE} {BC}
<u>+</u> - (1)	-No Data-	({44} {E6} {91} {62}
<u>+</u> - → (2)	-No Data-	({D3} {20} {01} {06}
<u>+</u> - <> (3)	-No Data-	({AB} {B1} {AE} {D5}
=	-No Data-	{{AF} {16} {CE} {BC}} {{E6} {91} {62} {44}} {{01} {06} {D3} {20}} {{D5} {AB} {B1} {AE}}
<u>+</u> - (0)	-No Data-	({AF} {16} {CE} {BC}
<u>+</u> - (1)	-No Data-	({E6} {91} {62} {44}
<u>+</u> > (2)	-No Data-	({01} {06} {D3} {20}
<u>+</u> > (3)	-No Data-	({D5} {AB} {B1} {AE}
=	-No Data-	{{AF} {16} {CE} {BC}} {{E6} {91} {62} {44}} {{01} {06} {D3} {20}} {{D5} {AB} {B1} {AE}}
<u>+</u> > (0)	-No Data-	{AF} {16} {CE} {BC}
± - ◇ (1)	-No Data-	{E6} {91} {62} {44}
<u>+</u> (2)	-No Data-	{01} {06} {D3} {20}
<u>+</u> > (3)	-No Data-	{D5} {AB} {B1} {AE}
· · · · · · · · · · · · · · · · · · ·		

Figure TODO: Résultat obtenu pour le test ShiftRows

Toutes les assertions sont passés, donc ShiftRows est validé.

Manuellement : D'après la figure ci-dessus, nous avons exactement ce que l'on attend :

SubBytes : af 44 d3 ab 16 e6 20 b1 ce 91 01 ae bc 62 06 d5 ShiftRows : af e6 01 d5 16 91 06 ab ce 62 d3 b1 bc 44 20 ae

Figure TODO: Extrait de l'énoncé pour la validation ShiftRows

MixColumns

MixColumns applique une transformation linaire sur chaque colonne de l'état.




Figure TODO: Fonctionnement de MixColumns

MixColumns Entity




Figure TODO: MixColumns Entity

La MixColumns possède comme entrée :

- la matrice d'état en entrée que l'on nomme data_i , de type type_state
- enable_i, de type std_logic, qui permet:
 - o Si enable = 1, data_o <= MixcColumns(data_i)</pre>
 - Sinon, data_o <= data_i , ce qui permet le fonctionnement du round final de l'AES

La MixColumns possède comme sortie :

• la matrice d'état future que l'on nomme data_o de type type_state

```
1 entity mixcolumns is
2
3  port (
4   data_i: in type_state;
5   enable_i: in std_logic;
6   data_o: out type_state
7  );
8
9 end entity mixcolumns;
```

MixColumns Architecture

Dans la partie déclarative de l'architecture de MixColumns, on déclare le composant mixcolumn qui servira à appliquer la fonction MixColumns. On déclare également des signaux qui permet la conversion entre colonne et état.

```
1
    architecture mixcolumns_arch of mixcolumns is
 2
 3
      component mixcolumn
 4
        port (
 5
          data_i: in column_state;
 6
          data_o: out column_state
 7
        );
 8
      end component;
 9
10
      type state_col_major is array(0 to 3) of column_state;
11
      signal columns_i_s: state_col_major;
12
      signal columns_o_s: state_col_major;
13
14 begin
```

Dans la partie descriptive de l'architecture de MixColumns, on convertit l'état en entrée en colonnes, puis on applique mixcolumn et on envoie le résultat.

```
begin
 1
 2
 3
      -- Slice Data_i in columns
 4
     rows_order_i: for i in 0 to 3 generate
 5
        columns_order_i: for j in 0 to 3 generate
 6
          columns_i_s(j)(i) \leftarrow data_i(i)(j);
 7
        end generate columns_order_i;
 8
      end generate rows_order_i;
 9
10
      -- Apply MixColumn for each column
11
      columns_order: for j in 0 to 3 generate
12
      MC: mixcolumn port map(
13
          data_i => columns_i_s(j),
14
          data_o => columns_o_s(j)
15
       );
16
      end generate columns_order;
17
18
      -- Restore state from new columns (or old columns depending enable_i)
19
     rows_order_o: for i in 0 to 3 generate
20
        columns_order_o: for j in 0 to 3 generate
          data_o(i)(j) \leftarrow columns_o_s(j)(i) when enable_i = '1' else data_i(i)
21
    (j);
22
        end generate columns_order_o;
23
      end generate rows_order_o;
24
25 end architecture mixcolumns_arch;
```

Component MixColumn

Les colonnes doivent être traitées comme des polynômes dans $GF(2^8)^2$ et multipliées modulo $x^8+x^4+x^3+x+1$.

La multiplication polynômiale par x peut être implémenté à l'aide d'un décalage à gauche suivi d'un ou-exclusif avec la valeur 0b1 0001 1011 conditionné par le bit de poids fort du polynôme.

Exemple avec un octet d'une colonne :

Cas 1: Bit de poids fort = 0

$$\{02\} \otimes S_{0,c} = 0x02 \odot 0b011111111$$

$$= 0b111111110$$

Donc, le modulo n'est pas nécessaire.

Cas 2: Bit de poids fort = 1

```
\{02\} \otimes S_{0,c} = 0x02 \odot 0b111110000 \oplus 0b100011011
= 0b111100000 \oplus 0b100011011
= 0b111111011
```

Ici, le modulo a été utilisé.

Donc, pour l'implémenter, on le conditionne avec le bit de poids fort du polynôme.

La fonction MixColumn doit être appliqué de cette manière :

$$\begin{bmatrix} s_{0,c} \\ s_{1,c} \\ s_{2,c} \\ s_{3,c} \end{bmatrix} = \begin{bmatrix} 02 & 03 & 01 & 01 \\ 01 & 02 & 03 & 01 \\ 01 & 01 & 02 & 03 \\ 03 & 01 & 01 & 02 \end{bmatrix} \begin{bmatrix} s_{0,c} \\ s_{1,c} \\ s_{2,c} \\ s_{3,c} \end{bmatrix}$$

$$= \begin{bmatrix} 02 & 03 & 01 & 01 \\ 01 & 02 & 03 & 01 \\ 01 & 01 & 02 & 03 \\ 03 & 01 & 01 & 02 \end{bmatrix} \begin{bmatrix} s_{0,c} \\ s_{1,c} \\ s_{2,c} \\ s_{3,c} \end{bmatrix}$$

$$s'_{0,c} = (\{02\} \bullet s_{0,c}) \oplus (\{03\} \bullet s_{1,c}) \oplus s_{2,c} \oplus s_{3,c} \oplus s_{3,c} \oplus s_{2,c} \oplus s_{3,c} \oplus s_{3,c}$$

Figure TODO: Produit matriciel de la fonction MixColumns

Entity



Figure TODO: MixColumn Entity

```
1 entity mixcolumn is
2
3  port (
4  data_i: in column_state;
5  data_o: out column_state
6  );
7
8 end entity mixcolumn;
```

Note: column_state est un array(0 to 3) de bit8.

Architecture

Nous partitionnons notre fonction:

• data2_s est la colonne en entrée multiplié par 2 dans l'ensemble de Galois

```
architecture mixcolumn_arch of mixcolumn is
 1
 2
      --[...]
 3
      signal data2_s: column_state;
 4
 5
    begin
 6
 7
      data2_s \leftarrow (
 8
        std_logic_vector((unsigned(data_i(0)(6 downto 0)) & "0") xor
 9
          ("000" & data_i(0)(7) & data_i(0)(7) & "0" & data_i(0)(7) & data_i(0)
    (7))),
        std_logic_vector((unsigned(data_i(1)(6 downto 0)) & "0") xor
10
          ("000" & data_i(1)(7) & data_i(1)(7) & "0" & data_i(1)(7) & data_i(1)
11
    (7))),
12
        std_logic_vector((unsigned(data_i(2)(6 downto 0)) & "0") xor
          ("000" & data_i(2)(7) & data_i(2)(7) & "0" & data_i(2)(7) & data_i(2)
13
    (7))),
        std_logic_vector((unsigned(data_i(3)(6 downto 0)) & "0") xor
14
          ("000" & data_i(3)(7) & data_i(3)(7) & "0" & data_i(3)(7) & data_i(3)
15
    (7)))
16
      );
```

• data3_s est la colonne en entrée multiplié par 3 dans l'ensemble de Galois

```
architecture mixcolumn_arch of mixcolumn is
 1
 2
 3
      signal data2_s: column_state;
      signal data3_s: column_state;
 4
 5
 6 begin
 7
      --[...]
     data3_s <= (
8
       data2_s(0) xor data_i(0),
 9
10
        data2_s(1) xor data_i(1),
11
        data2_s(2) xor data_i(2),
        data2_s(3) xor data_i(3)
12
13
      );
```

• On applique data_o les opérations décrites ci-dessus :

```
architecture mixcolumn_arch of mixcolumn is
 1
 2
 3
       signal data2_s: column_state;
 4
       signal data3_s: column_state;
 5
 6
    begin
 7
 8
       --[...]
 9
       data_0(0) \leftarrow data_s(0) \times data_s(1) \times data_i(2) \times data_i(3);
       data_o(1) \leftarrow data_i(0) \times data2_s(1) \times data3_s(2) \times data_i(3);
10
       data_o(2) \leftarrow data_i(0) \times data_i(1) \times data_s(2) \times data_s(3);
11
       data_o(3) \leftarrow data_s(0) \times data_i(1) \times data_i(2) \times data_s(3);
12
13
    end architecture mixcolumn_arch;
```

Testbench

En entrée : une colonne

```
1 (x"af", x"44", x"d3", x"ab")
```

Ce que l'on attend:

```
1 (x"a0", x"ae", x"2f", x"bc")
```

VHDL:

```
architecture mixcolumn_tb_arch of mixcolumn_tb is
 2
 3
      -- Composant à tester
 4
      component mixcolumn
 5
       port(
 6
          data_i: in column_state;
 7
          data_o: out column_state
 8
        );
 9
      end component;
10
11
      -- Signaux pour la simulation
      signal data_i_s: column_state;
12
13
      signal data_o_s: column_state;
14
15
      -- Arrange
     constant column_c: column_state := (x"a0", x"ae", x"2f", x"bc");
16
17
18
    begin
19
20
      DUT: mixcolumn port map(
21
      data_i => data_i_s,
22
       data_o => data_o_s
23
      );
24
25
      -- Act
26
      data_i_s \le (x''af'', x''44'', x''d3'', x''ab'');
27
28
      test: process
29
      begin
30
        -- Assert
31
        wait for 5 ns;
32
        assert data_o_s = column_c
         report "data_o_s /= column_c"
33
34
         severity error;
35
36
        -- End
37
        wait for 5 ns;
        assert false report "Simulation Finished" severity failure;
38
39
      end process test;
40
41
    end architecture mixcolumn_tb_arch;
```



Figure TODO: Résultat obtenu pour le test MixColumn

Toutes les assertions sont passés, donc MixColumn est validé.

Manuellement : D'après la figure ci-dessus, nous avons exactement ce que l'on attend :

ShiftRows: af e6 01 d5 MixColumns: a0 ae 2f bc

Figure TODO: Extrait de l'énoncé pour la validation MixColumn

MixColumns TestBench

En entrée : un état et 2 cas d'utilisation (enabled et disabled)

Ce que l'on attend : Quand enable_i = 1

```
1 ((x"a0", x"29", x"43", x"21"),

2 (x"ae", x"8e", x"d5", x"fa"),

3 (x"2f", x"6d", x"d9", x"51"),

4 (x"bc", x"e0", x"81", x"fc"));
```

Quand $enable_i = 0$

```
1 ((x"af", x"16", x"ce", x"bc"),
2 (x"e6", x"91", x"62", x"44"),
3 (x"01", x"06", x"d3", x"20"),
4 (x"d5", x"ab", x"b1", x"ae"));
```

VHDL:

```
architecture mixcolumns_tb_arch of mixcolumns_tb is
 2
 3
      -- Composant à tester
      component mixcolumns
 4
 5
        port(
 6
          data_i: in type_state;
 7
          enable_i: in std_logic;
 8
          data_o: out type_state
 9
        );
10
      end component;
11
```

```
12
     -- Signaux pour la simulation
13
      signal data_i_s: type_state;
14
      signal data_o_s: type_state;
15
      signal enable_i_s: std_logic;
16
17
      -- Arrange
18
      constant state_when_enabled_c: type_state := ((x"a0", x"29", x"43",
    x"21"),
19
                                                      (x"ae", x"8e", x"d5",
    x"fa"),
                                                      (x"2f", x"6d", x"d9",
20
    x"51"),
                                                      (x"bc", x"e0", x"81",
21
    x"fc"));
22
      constant state_when_disabled_c: type_state := ((x"af", x"16", x"ce",
    x"bc"),
23
                                                       (x"e6", x"91", x"62",
    x"44"),
                                                       (x"01", x"06", x"d3",
24
    x"20"),
                                                       (x"d5", x"ab", x"b1",
25
    x"ae"));
26
    begin
27
28
      DUT: mixcolumns port map(
29
        data_i => data_i_s,
30
        enable_i => enable_i_s,
        data_o => data_o_s
31
32
      );
33
      -- Stimuli
34
      data_i_s \leftarrow ((x"af", x"16", x"ce", x"bc"),
35
36
                    (x"e6", x"91", x"62", x"44"),
                    (x"01", x"06", x"d3", x"20"),
37
38
                    (x"d5", x"ab", x"b1", x"ae"));
39
40
      enable_i_s <= '0',
                     '1' after 50 ns;
41
42
43
      test: process
44
      begin
45
        -- Assert
46
        wait for 5 ns;
47
        assert data_o_s = state_when_disabled_c
48
          report "data_o_s /= state_when_disabled_c"
49
          severity error;
50
51
        wait for 50 ns;
52
        assert data_o_s = state_when_enabled_c
53
          report "data_o_s /= state_when_enabled_c"
54
          severity error;
55
56
        -- End
57
        wait for 5 ns;
5.8
        assert false report "Simulation Finished" severity failure;
      end process test;
59
60
    end architecture mixcolumns_tb_arch;
```

Résultat:




Figure TODO: Résultat obtenu pour le test MixColumns

Toutes les assertions sont passés, donc MixColumns est validé.

Manuellement : D'après la figure ci-dessus, nous avons exactement ce que l'on attend :

ShiftRows: af e6 01 d5 16 91 06 ab ce 62 d3 b1 bc 44 20 ae MixColumns: a0 ae 2f bc 29 8e 6d e0 43 d5 d9 81 21 fa 51 fc

Figure TODO: Extrait de l'énoncé pour la validation MixColumns

AddRoundKey

AddRoundKey fait simplement un XOR entre l'état et une sous clé (round key).

AddRoundKey Entity



VHDL:

```
1  entity addroundkey is
2
3  port (
4   data_i: in type_state;
5   key_i: in type_state;
6   data_o: out type_state
7  );
8
9  end entity addroundkey;
```

AddRoundKey Architecture

Le résultat est immédiat :

```
architecture addroundkey_arch of addroundkey is
 2
    begin
 3
     rows: for i in 0 to 3 generate
 4
 5
       cases: for j in 0 to 3 generate
 6
          data_o(i)(j) \leftarrow data_i(i)(j) \times key_i(i)(j);
 7
        end generate rows;
8
     end generate cases;
 9
10 end architecture;
```

AddRoundKey TestBench

En entrée : un state et une sous-clé

State:

```
1 ((x"52", x"6f", x"20", x"6c"),

2 (x"65", x"20", x"76", x"65"),

3 (x"73", x"65", x"69", x"20"),

4 (x"74", x"6e", x"6c", x"3f"))
```

Sous-clé:

```
1 ((x"2b", x"28", x"ab", x"09"),
2 (x"7e", x"ae", x"f7", x"cf"),
3 (x"15", x"d2", x"15", x"4f"),
4 (x"16", x"a6", x"88", x"3c"))
```

Ce que l'on attend:

```
1 ((x"79", x"47", x"8b", x"65"),
2 (x"1b", x"8e", x"81", x"aa"),
3 (x"66", x"b7", x"7c", x"6f"),
4 (x"62", x"c8", x"e4", x"03"))
```

VHDL:

```
architecture addroundkey_tb_arch of addroundkey_tb is
 2
 3
      -- Composant à tester
     component addroundkey
 4
 5
        port(
 6
          data_i: in type_state;
 7
          key_i: in type_state;
 8
          data_o: out type_state
9
       );
10
      end component;
11
12
      -- Signaux pour la simulation
13
      signal data_i_s: type_state;
14
      signal key_i_s: type_state;
15
      signal data_o_s: type_state;
16
17
      -- Arrange
```

```
18
      constant state_c: type_state := ((x"79", x"47", x"8b", x"65"),
19
                                        (x"1b", x"8e", x"81", x"aa"),
                                        (x"66", x"b7", x"7c", x"6f"),
20
                                        (x"62", x"c8", x"e4", x"03"));
21
22
23
    begin
24
25
      DUT: addroundkey port map(
26
       data_i => data_i_s,
27
        key_i => key_i_s,
        data_o => data_o_s
28
29
      );
30
31
      -- Act
      data_i_s \leftarrow ((x"52", x"6f", x"20", x"6c"),
32
33
                    (x"65", x"20", x"76", x"65"),
                    (x"73", x"65", x"69", x"20"),
34
35
                    (x"74", x"6e", x"6c", x"3f"));
36
      key_i_s \ll ((x''2b'', x''28'', x''ab'', x''09''),
37
                   (x"7e", x"ae", x"f7", x"cf"),
38
                   (x"15", x"d2", x"15", x"4f"),
39
40
                  (x"16", x"a6", x"88", x"3c"));
41
42
      test: process
43
      begin
        -- Assert
44
45
        wait for 5 ns;
46
        assert data_o_s = state_c
47
          report "data_o_s /= state_c"
48
          severity error;
49
50
        -- End
51
        wait for 5 ns;
52
        assert false report "Simulation Finished" severity failure;
53
      end process test;
54
55 end architecture addroundkey_tb_arch;
```

Résultat:

```
🔷 /addroundkey_tb/data_i_s
                                                                                                      {{52} {6F} {20} {6C}} {...
                                                                                                                                                                                    {{52} {6F} {20} {6C}}
      (1)

(1)

(2)

(3)

(4) / (3)

(5) / (4) / (4) / (5) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) / (6) /
                                                                                                       (52) (6F) (20) (6C)
                                                                                                                                                                                     {52} {6F} {20} {6C}
                                                                                                       {65} {20} {76} {65}
                                                                                                                                                                                    {65} {20} {76} {65}
                                                                                                      {73} {65} {69} {20}
                                                                                                                                                                                    {73} {65} {69} {20}
                                                                                                       {74} {6E} {6C} {3F}
                                                                                                                                                                                      {74} {6E} {6C} {3F}
                                                                                                       {{2B} {28} {AB} {09}} {...
                                                                                                                                                                                    {{2B} {28} {AB} {09}}
       <u>+</u>-(0)
                                                                                                       (2B) {28} {AB} {09}
                                                                                                                                                                                    {2B} {28} {AB} {09}
      (1)
                                                                                                       {7E} {AE} {F7} {CF}
                                                                                                                                                                                     {7E} {AE} {F7} {CF}
                                                                                                       {15} {D2} {15} {4F}
                                                                                                                                                                                      {15} {D2} {15} {4F}
       <u>+</u>-\langle \rangle (3)
                                                                                                       {16} {A6} {88} {3C}
                                                                                                                                                                                    {16} {A6} {88} {3C}
{{79} {47} {8B} {65}} {{...
                                                                                                                                                                                   {{79} {47} {8B} {65}}
       <u>+</u>-🔷 (0)
                                                                                                      {79} {47} {8B} {65}
                                                                                                                                                                                    {79} {47} {8B} {65}
       (1)
                                                                                                     {1B} {8E} {81} {AA}
                                                                                                                                                                                      {1B} {8E} {$1} {AA}
       <u>+</u>--> (2)
                                                                                                      {66} {B7} {7C} {6F}
                                                                                                                                                                                     {66} {B7} {7C} {6F}
       +- (3)
                                                                                                       (62) (C8) (E4) (03)
                                                                                                                                                                                    {62} {C8} {E4} {03}
        /addroundkey_tb/state_c
                                                                                                       {{79} {47} {8B} {65}} {{...
                                                                                                                                                                                     {{79} {47} {8B} {65}}
       ⋣-♦ (0)
                                                                                                       {79} {47} {8B} {65}
                                                                                                                                                                                      {79} {47} {$B} {65}
       <u>+</u>-(1)
                                                                                                       {1B} {8E} {81} {AA}
                                                                                                                                                                                     {1B} {8E} {$1} {AA}
      (2)
                                                                                                       {66} {B7} {7C} {6F}
                                                                                                                                                                                      {66} {B7} {7C} {6F}
                       (3)
                                                                                                       (62) (C8) (E4) (03)
                                                                                                                                                                                       {62} {C8} {E4} {03}
```

Figure TODO: Résultat obtenu pour le test AddRoundKey

Toutes les assertions sont passés, donc AddRoundKey est validé.

Manuellement: D'après la figure ci-dessus, nous avons exactement ce que l'on attend:

InitKey: 2b 7e 15 16 28 ae d2 a6 ab f7 15 88 09 cf 4f 3c SetPlaintext: 52 65 73 74 6f 20 65 6e 20 76 69 6c 6c 65 20 3f AddRoundKey: 79 1b 66 62 47 8e b7 c8 8b 81 7c e4 65 aa 6f 03

Figure TODO: Extrait de l'énoncé pour la validation AddRoundKey

Round

Un round doit appliquer toute les fonctions que nous avons développé jusque là. En fonction du nombre de round, nous devrons sélectionner quel fonction appliquer :




Figure TODO: Composition des rounds

Il nous faudra donc cadencer notre architecture avec un registre D.

Round Entity




Figure TODO: Round Entity

Le Round possède comme entrée :

- Le texte clair que l'on nomme text_i, de type bit128
- La sous-clé en entrée que l'on nomme current_key_i, de type bit128
- L'horloge clock_i en std_logic et le reset resetb_i (reset si le niveau est bas)

- [enable_round_computing_i] en [std_logic] qui servira de choisir l'entrée entre le texte clair pour le round 0, ou les résultats des précédant round.
- [enable_mix_columns_i] qui servira de d'activer/désactiver MixColumns pour le Round 0 et Round 10

Le round possède comme sortie :

• Le texte chiffré du round que l'on nomme cipher_o de type bit128

```
1
    entity round is
 2
 3
      port (
 4
        text_i: in bit128;
 5
        current_key_i: in bit128;
        clock_i: in std_logic;
 6
 7
        resetb_i: in std_logic;
 8
        enable_round_computing_i: in std_logic;
 9
        enable_mix_columns_i: in std_logic;
        cipher_o: out bit128
10
11
      );
12
13
    end entity round;
```

Round Architecture

Comme nos entrées sont des bit128 et que notre architecture se base sur des type_state, on convertira les bits128 en entrée en state, et les state en sortie en bit128

On prévoit donc notre architecture VHDL:




Figure TODO: Round Architecture

On connecte donc nos différents composants en VHDL:

```
architecture round_arch of round is
 2
 3
      ... -- Déclaration des composants et signaux affichés dans le schéma
 4
 5
    begin
 6
 7
      text_bit128_to_state: bit128_to_state
 8
        port map(
9
          data_i => text_i,
10
          data_o => text_state_s
11
        );
12
13
14
      -- demux
15
      input_ARK_s <= output_MC_s when enable_round_computing_i = '1' else</pre>
    text_state_s;
16
17
      current_key_bit128_to_state: bit128_to_state
18
        port map(
19
          data_i => current_key_i,
20
          data_o => current_key_s
21
        );
22
23
      addroundkey_instance: addroundkey
24
        port map(
25
          data_i => input_ARK_s,
26
          key_i => current_key_s,
27
          data_o => output_ARK_s
28
        );
29
30
      register_d_instance: register_d
31
        port map(
32
          resetb_i => resetb_i,
33
          clock_i => clock_i,
34
          state_i => output_ARK_s,
35
          state_o => cipher_state_s
36
        );
37
38
      cipher_to_bit128: state_to_bit128
39
        port map(
40
          data_i => cipher_state_s,
41
          data_o => cipher_o
42
        );
43
44
      subbytes_instance: subbytes
45
        port map(
46
          data_i => cipher_state_s,
47
          data_o => output_SB_s
48
        );
49
50
      shiftrows_instance: shiftrows
51
        port map(
52
          data_i => output_SB_s,
53
          data_o => output_SR_s
54
        );
55
56
      mixcolumns_instance: mixcolumns
57
        port map(
```

```
data_i => output_SR_s,
data_o => output_MC_s,
enable_i => enable_mix_columns_i
);
enable_data_o => output_MC_s,
enable_i => enable_mix_columns_i
enable_data_o => output_MC_s,
enable_i => enable_mix_columns_i
enable_data_o => output_SR_s,
enable_data_o => output_SR_s,
enable_data_o => output_MC_s,
ena
```

Component Registre D

Le registre D permettra de cadencer notre round et de synchroniser avec un compteur de round et une machine d'état.

Entity




Figure TODO: Registre D Entity

```
entity register_d is
 2
 3
    port (
4
      resetb_i : in std_logic;
 5
      clock_i : in std_logic;
      state_i : in type_state;
 6
 7
        state_o : out type_state
 8
9
10
   end entity register_d;
```

Architecture

On adapte notre registre D au type state.

```
architecture register_d_arch of register_d is

signal state_s : type_state;

begin

seq_0 : process (clock_i, resetb_i) is

begin
```

```
10
11
         -- Reset clears state
12
         if resetb_i = '0' then
13
          for i in 0 to 3 loop
14
             for j in 0 to 3 loop
15
               state_s(i)(j) \leftarrow (others \Rightarrow '0');
16
             end loop;
17
           end loop;
18
19
         -- New data at RISING
         elsif clock_i'event and clock_i='1' then
20
21
           state_s <= state_i;</pre>
22
         end if;
23
24
      end process seq_0;
25
26
       -- Output
27
       state_o <= state_s;</pre>
28
    end architecture register_d_arch;
```

TestBench

```
architecture register_d_tb_arch of register_d_tb is
 2
 3
      component register_d
 4
        port (
          resetb_i : in std_logic;
 5
 6
          clock_i : in std_logic;
 7
          state_i : in type_state;
 8
          state_o : out type_state
9
        );
10
      end component register_d;
11
      signal resetb_i_s : std_logic;
12
13
      signal clock_i_s : std_logic;
14
      signal state_i_s : type_state;
15
      signal state_o_s : type_state;
16
17
      -- Arrange
      constant unintialized_state: type_state := ((x"00", x"00", x"00", x"00"),
18
                                                   (x"00", x"00", x"00", x"00"),
19
                                                   (x"00", x"00", x"00", x"00"),
20
                                                   (x"00", x"00", x"00",
21
    x"00"));
      constant first_state: type_state := ((x"00", x"04", x"08", x"0C"),
22
                                            (x"01", x"05", x"09", x"0D"),
23
24
                                            (x"02", x"06", x"0A", x"0E"),
25
                                            (x"03", x"07", x"0B", x"0F"));
      constant second_state: type_state := ((x"DE", x"AD", x"BE", x"EF"),
26
27
                                             (X"BA", X"DD", X"CA", X"FE"),
                                             (x"DE", x"AD", x"CO", x"DE"),
28
29
                                             (x"CA", x"DE", x"DO", x"OD"));
30
31
    begin
32
33
      DUT: register_d
```

```
34
        port map(
35
          resetb_i => resetb_i_s,
36
          clock_i => clock_i_s,
37
          state_i => state_i_s,
38
          state_o => state_o_s
39
        );
40
      resetb_i_s \leftarrow 0', '1' after 5 ns, '0' after 290 ns;
41
42
43
      -- CLK T = 100 ns
44
      clock_i_s <= '0', '1' after 50 ns,
45
                    '0' after 100 ns, '1' after 150 ns,
                    '0' after 200 ns, '1' after 250 ns,
46
47
                    '0' after 300 ns, '1' after 350 ns,
                    '0' after 400 ns, '1' after 450 ns,
48
                    '0' after 500 ns, '1' after 550 ns;
49
50
51
      state_i_s \leftarrow ((x"00", x"04", x"08", x"0C"),
52
                     (x"01", x"05", x"09", x"0D"),
                     (x"02", x"06", x"0A", x"0E"),
53
                     (x"03", x"07", x"0B", x"0F")),
54
55
                    ((x"DE", x"AD", x"BE", x"EF"),
56
                     (x"BA", x"DD", x"CA", x"FE"),
57
                     (x"DE", x"AD", x"CO", x"DE"),
58
                     (x"CA", x"DE", x"DO", x"OD")) after 100 ns;
59
60
      test: process
61
      begin
62
        -- Assert :
        -- Test: Register D is not initialized before RISING
64
        wait for 5 ns; -- t = 5 ns
65
        assert state_o_s = unintialized_state
          report "state_o_s /= unintialized_state"
66
67
          severity error;
68
69
        -- Test: Register D is now initialized after RISING
        wait for 50 ns; -- t = 55 ns
70
71
        assert state_o_s = first_state
72
          report "state_o_s /= first_state"
73
          severity error;
74
75
        -- Test: Register D change state after RISING
76
        wait for 100 ns; -- t = 155 \text{ ns}
77
        assert state_o_s = second_state
78
          report "state_o_s /= second_state"
79
          severity error;
80
81
        -- Test : Register D reset suddenly without caring about clock_i
82
        wait for 140 ns; -- t = 295 \text{ ns}
83
        assert state_o_s = unintialized_state
84
          report "state_o_s /= unintialized_state"
          severity error;
85
86
87
        -- End
88
        wait for 5 ns;
        assert false report "Simulation Finished" severity failure;
89
90
      end process test;
    end architecture register_d_tb_arch;
```

Résultat:




Figure TODO: Résultat obtenu pour le test Registre D

Toutes les assertions sont passés, donc **Registre D est validé**.

Component state_to_bit128 et bit128_to_state


La relation entrée/sortie avec le composant est assez explicite.

Input bit sequence	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
Byte number				()								1							2	2				
Bit numbers in byte	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	

Round TestBench

Machine d'Etat

La machine d'état contrôle le comportement du round en fonction du compteur de round.



Voici donc la configuration des données en fonction des états :

	idle	start_counter	round_0	round_1to9	round10	end_fsm
init_counter_o	1	1	0	0	0	0
start_counter_o	0	1	1	1	0	0
enable_output_o	0	0	0	0	0	1
aes_on_o	0	0	1	1	1	0
enable_RC_o	0	0	0	1	1	0
enable_MC_o	0	0	0	1	0	0

Machine d'Etat Entity

D'après le diagramme d'état, on définit rapidement les entrées et les sorties :

```
entity fsm_aes is
 2
 3
     port (
 4
       round_i: in bit4; -- Utilise: 10, Max: 16
 5
      clock_i: in std_logic;
 6
       resetb_i: in std_logic;
 7
      start_i: in std_logic;
8
      init_counter_o: out std_logic;
9
       start_counter_o: out std_logic;
10
      enable_output_o: out std_logic;
11
       aes_on_o: out std_logic;
12
      enable_round_computing_o: out std_logic;
13
        enable_mix_columns_o: out std_logic
14
     );
15
16 end entity fsm_aes;
```

Machine d'Etat Architecture

Dans la partie déclarative, on définit nos états :

```
1 architecture fsm_aes_arch of fsm_aes is
2
3 type state_fsm is (idle, start_counter, round_0, round_1to9, round10, end_fsm);
4 signal etat_present, etat_futur: state_fsm;
5
6 begin
```

Dans la partie descriptive, on définit 3 process.

Pour changer d'état en fonction de l'horloge et du reset, nous utiliserons un process dédié, sensible à l'horloge et au reset :

```
-- architecture fsm_aes_arch
1
2
     event_dispatcher: process (clock_i, resetb_i)
3
     begin
4
       if resetb_i = '0' then
5
         etat_present <= idle;
6
       elsif clock_i'event and clock_i = '1' then
7
         etat_present <= etat_futur;</pre>
8
       end if;
9
     end process event_dispatcher;
```

Pour changer d'état en fonction des entrées, nous utiliserons un autre process dédié, sensible à l'état présent, le start et le round :

```
-- architecture fsm_aes_arch
 2
      event_map_to_state: process (etat_present, start_i, round_i)
 3
 4
        case etat_present is
 5
          when idle =>
 6
             if start_i = '0' then
 7
               etat_futur <= idle; -- loop until start
 8
             else
9
               etat_futur <= start_counter;</pre>
10
             end if;
11
          when start_counter =>
             etat_futur <= round_0;</pre>
12
13
          when round_0 =>
             etat_futur <= round_1to9;</pre>
14
15
          when round_1to9 =>
16
             if to_integer(unsigned(round_i)) < 9 then</pre>
17
               etat_futur <= round_1to9; -- loop while round_i < 9
18
             else
19
               etat_futur <= round10;</pre>
20
             end if;
21
          when round10 =>
             etat_futur <= end_fsm;</pre>
22
23
          when end_fsm =>
24
             etat_futur <= idle;</pre>
25
         end case;
26
      end process event_map_to_state;
```

Pour changer les données en fonction de l'état, nous utiliserons également un process dédié, sensible à l'état présent :

```
-- architecture fsm_aes_arch
 2
       state_model: process (etat_present)
 3
      begin
 4
         case etat_present is
 5
          when idle =>
             init_counter_o <= '1';</pre>
 6
 7
             start_counter_o <= '0';</pre>
 8
             enable_output_o <= '0';</pre>
9
             aes_on_o <= '0';
10
             enable_round_computing_o <= '0';</pre>
             enable_mix_columns_o <= '0';</pre>
11
12
           ... -- Le comportement est défini dans le tableau ci-dessus.
13
           when end_fsm =>
```

```
14
              init_counter_o <= '0';</pre>
15
              start_counter_o <= '0';</pre>
              enable_output_o <= '1';</pre>
16
17
              aes_on_o <= '0';
18
              enable_round_computing_o <= '0';</pre>
19
              enable_mix_columns_o <= '0';</pre>
20
         end case;
21
       end process state_model;
```

Machine d'Etat TestBench

Compteur de Round

Notre compteur doit aller de 0 à 10, on utilise donc un compteur 4 bits.

Compteur de Round Entity

Notre compteur devra être armé avec <u>init_counter_i</u>, et devra s'incrémenter dès que le start_counter_i passe à 1.

```
entity counter is
 2
3
    port (
      clock_i: in std_logic;
5
      resetb_i: in std_logic;
      init_counter_i: in std_logic;
 7
      start_counter_i: in std_logic;
8
       round_o: out bit4
9
     );
10
11 end entity counter;
```

Compteur de Round Architecture

```
architecture counter_arch of counter is
 2
 3
      signal round_s : bit4;
 4
 5
    begin
 7
      seq_0 : process (clock_i, resetb_i) is
 8
     begin
9
       -- Reset clears state
       if resetb_i = '0' then
10
         round_s <= "0000";
11
12
13
        -- New data at RISING
14
        elsif clock_i'event and clock_i = '1' then
          -- Arm
15
16
          if init_counter_i = '1' then
17
           round_s <= "0000";
18
19
          -- Start counting
          elsif start_counter_i = '1' then
20
            if round_s = "1010" then -- Limit
21
```

```
round_s <= "0000";
else
round_s <= std_logic_vector(unsigned(round_s) + 1);
end if;
end if;
end if;
end process seq_0;

round_o <= round_s;

end architecture counter_arch;</pre>
```

Compteur de Round TestBench

AES

Bibliographie

Annexe