Darnell Chen Lab 7 Report ECE 2031 L02 05 March 2025





Figure 1. An online assembler that's running in an infinite loop after subtracting the value 69 from 20.

```
-- SimpleDemo.asm
-- Code that loads the value 20 and subtracts it from the
contents at memory address 0x1F before storing the result.
-- Darnell Chen
-- ECE2031 L02
-- 02/25/2025
ORG 0
    LOADI
              20
    SUB
              Α
    STORE
              &H20
jump:
    JUMP jump
ORG 25
    A: DW 69
```

**Figure 2.** An assembly program code which loads the value 20 into the AC before subtracting the value stored at memory address 0x1F and storing the result in memory address 0x20.



**Figure 3.** A Functional waveform simulation which runs a series of instructions. Here, we fixed our SUB and JPOS instructions correctly, which can be seen when PC is 005 and by the fact that our JPOS results in AC eventually becoming 0Xabee.

## APPENDIX A

VHDL WHICH IMPLEMENTS SCOMP ASSEMBLY INSTRUCTIONS

```
-- SCOMP.VHD (VHDL)
-- Basic implementation of SCOMP's assembly instructions
-- Darnell Chen
-- ECE2031 L02
-- 02/25/2025
library altera mf;
library lpm;
library ieee;
use altera mf.altera mf components.all;
use lpm.lpm components.all;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
entity SCOMP is
      port(
              clock : in std_logic;
                                      std logic;
              resetn
                         : in
             IO_WRITE : out std_logic;
IO_CYCLE : out std_logic;
IO_ADDR : out std_logic_vector(10 downto 0);
IO_DATA : inout std_logic_vector(15 downto 0);
             dbg_AC : out std_logic_vector(15 downto 0);
dbg_PC : out std_logic_vector(15 downto 0);
dbg_MA : out std_logic_vector(10 downto 0);
dbg_MD : out std_logic_vector(10 downto 0);
dbg_IR : out std_logic_vector(15 downto 0);
       );
end SCOMP;
architecture a of SCOMP is
       type state_type is (
              init, fetch, decode, ex nop,
              ex load, ex store, ex store2, ex iload, ex istore,
ex istore2, ex loadi,
              ex add, ex addi,
              ex jump, ex jneg, ex jzero,
              ex return, ex call,
              ex and, ex or, ex xor, ex shift,
              ex in, ex in2, ex out, ex out2, ex sub, ex jpos
       );
       -- custom type for the call stack
       type stack type is array (0 to 9) of std logic vector(10 downto
0);
       -- internal signals
```

```
signal state : state_type;
      signal AC
                            : std logic vector(15 downto 0);
     signal AC_shifted : std_logic_vector(15 downto 0);
signal PC_stack : stack_type;
signal IR : std_logic_vector(15 downto 0);
      signal IR
                            : std logic vector(15 downto 0);
                         : std_logic_vector(15 downto 0);
      signal mem data
                             : std logic vector(10 downto 0);
      signal PC
      signal next mem addr : std logic vector(10 downto 0);
                       : std logic vector(10 downto 0);
      signal operand
      signal MW
                            : std logic;
      signal IO WRITE int : std logic;
begin
      -- use altsyncram component for unified program and data memory
     altsyncram component : altsyncram
      GENERIC MAP (
           numwords a \Rightarrow 2048,
           widthad a \Rightarrow 11,
           width a \Rightarrow 16,
            init file => "SimpleDemo.mif",
            clock enable output a => "BYPASS",
            lpm hint => "ENABLE RUNTIME MOD=NO",
            intended device family => "CYCLONE V",
            clock enable input a => "BYPASS",
            lpm_type => "altsyncram",
            operation mode => "SINGLE PORT",
           power up uninitialized => "FALSE",
           read during write mode port a => "NEW DATA NO NBE READ",
           outdata reg a => "UNREGISTERED",
           outdata aclr a => "NONE",
           width byteena a => 1
      PORT MAP (
           wren_a => MW,
clock0 => clock,
           address a => next mem addr,
           data_a => AC,
q_a => mem_data
     );
      -- use lpm function to shift AC
      shifter: lpm clshift
      generic map (
            lpm width
                       => 16,
           lpm widthdist => 4,
           lpm shifttype => "arithmetic"
     port map (
                 => AC,
            distance \Rightarrow IR(3 downto 0),
           direction \Rightarrow IR(4),
```

```
result => AC shifted
     );
     -- Memory address comes from PC during fetch, otherwise from
operand
     with state select next mem addr <=
          PC when fetch,
          operand when others;
     -- This makes the operand available immediately after fetch, and
also
     -- handles indirect addressing of iload and istore
     with state select operand <=
          mem data(10 downto 0) when decode,
          mem data(10 downto 0) when ex iload,
          mem data(10 downto 0) when ex istore2,
          IR(10 downto 0) when others;
     -- use lpm tri-state driver to drive i/o bus
     io bus: lpm bustri
     generic map (
          lpm width => 16
     port map (
          data => AC,
          enabledt => IO WRITE int,
          tridata => IO DATA
     );
     IO ADDR \leq IR(10 downto 0);
     IO WRITE <= IO WRITE int;</pre>
     process (clock, resetn)
     begin
          if (resetn = '0') then -- Active-low asynchronous
reset
               state <= init;</pre>
          elsif (rising edge(clock)) then
                case state is
                     when init =>
                              <= '0';
                          MW
                                                -- clear memory
write flag
                                    <= "00000000000"; -- reset PC to
                          РC
the beginning of memory, address 0x000
                          AC
                                    <= x"0000";
                                                   -- clear AC
register
                          IO WRITE int <= '0';</pre>
                                                   -- don't drive
TΟ
                          state <= fetch;
                                                     -- start fetch-
decode-execute cycle
```

when fetch =>

```
IO WRITE int <= '0'; -- lower IO WRITE
after an out
                         PC <= PC + 1; -- increment PC to
next instruction address
                         state <= decode;
                    when decode =>
                         instruction into the IR
                         case mem data(15 downto 11) is -- opcode is
top 5 bits of instruction
                             when "00000" => -- no
operation (nop)
                                   state <= ex nop;</pre>
                              when "00001" =>
                                                    -- load
                                   state <= ex_load;</pre>
                              when "00010" => -- store
                                   state <= ex_store;</pre>
                              when "00011" =>
                                                   -- add
                                   state <= ex add;
                              when "00101" => -
                                                    -- jump
                                   state <= ex jump;</pre>
                              when "00110" =>
                                                    -- jneg
                                   state <= ex_jneg;</pre>
                              when "01000" =>
                                                    -- jzero
                                   state <= ex_jzero;</pre>
                              when "01001" =>
                                                    -- and
                                   state <= ex_and;
                              when "01010" => -
                                                    -- or
                                   state <= ex or;
                              when "01011" =>
                                                   -- xor
                                   state <= ex xor;
                              when "01100" =>
                                                    -- shift
                                   state <= ex_shift;</pre>
                              when "01101" =>
                                                    -- addi
                                   state <= ex addi;
                              when "01111" => -- istore
                                   state <= ex istore;</pre>
                              when "01110" => -- iload
                                   state <= ex_iload;
                              when "10000" =>
                                                   -- call
                                   state <= ex call;
                              when "10001" => -
                                                    -- return
                                   state <= ex return;</pre>
                              when "10010" => -- in
                              state <= ex_in;
when "10011" => -- out
                                   state <= ex out;</pre>
                                   IO WRITE_int <= '1'; -- raise</pre>
IO WRITE
                              when "10111" => -- loadi
                                   state <= ex loadi;</pre>
```

```
when "00100" =>
                                      state <= ex sub; --
subtract
                                when "00111" =>
                                      state <= ex jpos;</pre>
                                 when others =>
                                      state <= fetch; -- invalid</pre>
opcodes don't execute
                          end case;
                      when ex nop =>
                           state <= fetch;</pre>
                      when ex load =>
                           AC <= mem_data; -- latch data
from mem data (memory contents) to AC
                           state <= fetch;</pre>
                      when ex store =>
                          MW <= '1';
                                                    -- drop MW to end
write cycle
                           state <= ex store2;</pre>
                      when ex store2 =>
                                             -- drop MW to end
                          MW <= '0';
write cycle
                           state <= fetch;</pre>
                      when ex add =>
                           AC <= AC + mem data; -- addition
                           state <= fetch;</pre>
                      when ex jump =>
                           PC <= operand; -- overwrite PC with new
address
                          state <= fetch;</pre>
                      when ex jneg =>
                           if (AC(15) = '1') then
                               PC <= operand; -- Change the
program counter to the operand
                           end if;
                           state <= fetch;</pre>
                      when ex_jzero =>
                           if (AC = x"0000") then
                                PC <= operand;
                           end if;
                           state <= fetch;</pre>
                      when ex and =>
```

```
AC <= AC and mem data; -- logical
bitwise AND
                            state <= fetch;</pre>
                      when ex or =>
                           AC <= AC or mem data;
                            state <= fetch;</pre>
                      when ex xor =>
                            AC <= AC xor mem_data;
                            state <= fetch;</pre>
                      when ex shift =>
                                            -- shift is
accomplished with a dedicated shifter
                            AC <= AC shifted;
                            state <= fetch;</pre>
                      when ex addi =>
                            -- sign extension
                            AC \leq AC + (IR(10) & IR(10) & IR(10) &
                            IR(10) & IR(10) & IR(10 downto 0));
                            state <= fetch;</pre>
                      when ex call =>
                            for i in 0 to 8 loop
                                 PC stack(i + 1) <= PC stack(i);</pre>
                            end loop;
                            PC stack(0) <= PC;</pre>
                            PC <= operand;
state <= fetch;
                      when ex_return =>
                            for i in 0 to 8 loop
                                 PC stack(i) <= PC stack(i + 1);</pre>
                            end loop;
                                       <= PC stack(0);
                            PC
                            state <= fetch;
                      when ex iload =>
                            -- indirect addressing is handled in
next_mem_addr assignment.
                            state <= ex load;
                      when ex istore =>
                            MW
                                      <= '1';
                            state <= ex istore2;
                      when ex istore2 =>
                           MW <= '0';
state <= fetch;
                      when ex in =>
```

```
IO CYCLE <= '1';
                                state <= ex in2;</pre>
                         when ex in2 \Rightarrow
                                IO CYCLE <= '0';
                                AC <= IO DATA;
                                state <= fetch;</pre>
                         when ex out =>
                                IO CYCLE <= '1';
                                state <= ex out2;</pre>
                         when ex out2 \Rightarrow
                               IO CYCLE <= '0';
                                state <= fetch;</pre>
                         when ex loadi =>
                               AC <= (IR(10) \& IR(10) \& IR(10) \&
                                IR(10) & IR(10) & IR(10 downto 0));
                               state <= fetch;</pre>
                         when ex sub =>
                               AC <= AC - mem data;
                               state <= fetch;</pre>
                         when ex_jpos =>
                                if (AC(15) = '0') and (AC /= x"0000") then
                                      PC <= operand;</pre>
                                end if;
                                state <= fetch;</pre>
                         when others =>
                                                   -- if an invalid
                               state <= init;
state is reached, reset
                   end case;
            end if;
      end process;
      -- Additional outputs to aid simulation
      dbg FETCH <= '1' when state = fetch else '0';</pre>
      dbg PC
                <= PC;
      dbg_AC <= AC;
dbg_IR <= IR;</pre>
      dbg_MA <= next_mem_addr;
dbg_MD <= mem_data;</pre>
end a;
```



- -- BitComparator.asm
- $\mbox{--}$  A program that compares the lowest and highest nibbles of a value, and returns whichever is larger
- -- Darnell Chen
- -- ECE2031 L02
- -- 02/25/2025

ORG 0 LOAD VALUE AND LSBBITS

STORE LSB

LOAD VALUE
SHIFT -12
AND LSBBITS
STORE MSB

SUB LSB JNEG LsbLarger JPOS MsbLarger

LsbLarger:
LOAD LSB
STORE RESULT
Jump Finish

MsbLarger:
LOAD MSB
STORE RESULT
JUMP Finish

Finish:
JUMP Finish

ORG 200

VALUE: DW &HF00E

LSB: EQU 512

MSB: EQU 516 RESULT: EQU 1024

LSBBITS: DW &H000F