

DECOMPRESSOR EXTRA


EXAMPLE :-

DECOMPRESSOR

ROLE OF DECOMPRESSOR:-

To Apply a unique
15 bit pattern in
each internal chain.


15 bit pattern
 $\Rightarrow \therefore$ there are
15 ffs in each
chain



Eg:-

- internal chains = 4
- no. of ffs/chain = 15

unique $\Rightarrow$ because the combo logic b/w 2 ffs will be different.
So pattern has to be loaded into the ffs in order to test
the respective combos.



Given an initial value, the LFSR logic will start generating patterns (just like a counter counts)

But the patterns generated by the LFSR logic has a disadvantage. There will be diagonal relationship between adjacent bit streams (as shown in the diagram). Because of this, the tool will not be able to generate all possible combinations of patterns to detect all the faults.

LFSR:-


Linear Feedback Shift Register

DISADVANTAGE OF USING ONLY LFSR LOGIC:


Diagonal relationship b/w adj bit streams.

⇒ Tool will not be able to generate all possible combinations of patterns to detect all the faults


LFSR Logic




	Q ₃	Q ₂	Q ₁	Q ₀
15 th clock cycle :	1	0	0	0
14 th clock cycle :	0	0	0	1
13 th clock cycle :	0	0	1	0
12 th clock cycle :	0	1	0	0
11 th clock cycle :	1	0	0	1
10 th clock cycle :	0	0	1	1
9 th clock cycle :	0	1	1	0
8 th clock cycle :	1	1	0	1
7 th clock cycle :	1	0	1	0
6 th clock cycle :	0	1	0	1
5 th clock cycle :	1	0	1	1
4 th clock cycle :	0	1	1	1
3 rd clock cycle :	1	1	1	1
2 nd clock cycle :	1	1	1	0
1 st clock cycle :	1	1	0	0
Initial value :	1	0	0	0







	Q ₃	Q ₂	Q ₁	Q ₀
15 th clock cycle :	1	0	0	0
14 th clock cycle :	0	0	0	1
13 th clock cycle :	0	0	1	0
12 th clock cycle :	0	1	0	0
11 th clock cycle :	1	0	0	1
10 th clock cycle :	0	0	1	1
9 th clock cycle :	0	1	1	0
8 th clock cycle :	1	1	0	1
7 th clock cycle :	1	0	1	0
6 th clock cycle :	0	1	0	1
5 th clock cycle :	1	0	1	1
4 th clock cycle :	0	1	1	1
3 rd clock cycle :	1	1	1	1
2 nd clock cycle :	1	1	1	0
1 st clock cycle :	1	1	0	0
Initial value :	1	0	0	0



But the patterns generated by the LFSR logic has a disadvantage. There will be diagonal relationship between adjacent bit streams (as shown in the diagram). Because of this, the tool will not be able to generate all possible combinations of patterns to detect all the faults.




	Q_3	Q_2	Q_1	Q_0
15 th clock cycle :	1	0	0	0
14 th clock cycle :	0	0	0	1
13 th clock cycle :	0	0	1	0
12 th clock cycle :	0	1	0	0
11 th clock cycle :	1	0	0	1
10 th clock cycle :	0	0	1	1
9 th clock cycle :	0	1	1	0
8 th clock cycle :	1	1	0	1
7 th clock cycle :	1	0	1	0
6 th clock cycle :	0	1	0	1
5 th clock cycle :	1	0	1	1
4 th clock cycle :	0	1	1	1
3 rd clock cycle :	1	1	1	1
2 nd clock cycle :	1	1	1	0
1 st clock cycle :	1	1	0	0
Initial value :	1	0	0	0




After 15 cycles


SC0




SC1




SC2



SC3





Suppose, Scan chain 0's first flop and Scan chain 1's second flop goes as an input to some combo as shown in the figure, the tool will not be able to generate all possible combinations of patterns to detect all the faults in that combo.

It is because, as seen from the above demonstration, we are unable to bring 2 different values in those 2 flops in any cycle. We are unable to bring 2 different values in those 2 flops in any cycle because, there will be a diagonal relationship between adjacent bit streams in the patterns generated by the LFSR logic.


So in order to introduce more randomness between the bit streams, output of LFSR logic will be given to the phase shifter logic.

DISADVANTAGE OF USING ONLY LFSR LOGIC:


Diagonal relationship b/w adj bit streams.

⇒ Tool will not be able to generate all possible combinations of patterns to detect all the faults

LFSR logic



	Q ₃	Q ₂	Q ₁	Q ₀
15 th clock cycle :	1	0	0	0
14 th clock cycle :	0	0	0	1
13 th clock cycle :	0	0	1	0
12 th clock cycle :	0	1	0	0
11 th clock cycle :	1	0	0	1
10 th clock cycle :	0	0	1	1
9 th clock cycle :	0	1	1	0
8 th clock cycle :	1	1	0	1
7 th clock cycle :	1	0	1	0
6 th clock cycle :	0	1	0	1
5 th clock cycle :	1	0	1	1
4 th clock cycle :	0	1	1	1
3 rd clock cycle :	1	1	1	1
2 nd clock cycle :	1	1	1	0
1 st clock cycle :	1	1	0	0
Initial value :	1	0	0	0




	Q ₃	Q ₂	Q ₁	Q ₀
15 th clock cycle :	1	1	0	0
14 th clock cycle :	0	1	1	1
13 th clock cycle :	0	1	0	1
12 th clock cycle :	0	1	1	0
11 th clock cycle :	1	0	1	1
10 th clock cycle :	0	0	1	0
9 th clock cycle :	0	0	1	1
8 th clock cycle :	1	1	0	1
7 th clock cycle :	1	0	0	1
6 th clock cycle :	0	0	0	1
5 th clock cycle :	1	1	1	0
4 th clock cycle :	0	1	0	0
3 rd clock cycle :	1	0	0	0
2 nd clock cycle :	1	1	1	1
1 st clock cycle :	1	0	1	0
Initial value :	1	1	0	0

To overcome the disadvantage of LFSR logic, we go for phase shifter logic

⇒ to introduce more randomness b/w the bit streams.

∴ O/P of LFSR will be given to the phase shifter.

DECOMPRESSOR



But even after adding the phase shifter logic, the tool might not be able to generate all possible combinations of patterns to detect the faults.

So to further increase the randomness to the patterns, patterns will also be given from external channels.

