











CASE 2 :-

SI VIOLATION :-



















S2 VIOLATION :-



C6 VIOLATION :-








DRCs (Contd ...)

C3 :

Figure 1. C3 Violation Example



Note:

The same situation would occur if the clock pin was connected directly (rather than through an inverter) to DFF2, and DFF2 was negative-edge triggered.

Whenever we have both positive and negative edge triggered flops, for scan path, it will taken care as discussed in theory class :


- While doing scan chain stitching, the tool will try to keep all negative flops at the starting of the scan chain.
- If suppose the tool is not able to do so, then if there is positive ff and then negative ff, then the tool will add LL.

For C3, the problem is happening at the D path (marked in violet in the fig). This can cause problem during capture phase. Failure to address this issue can result in simulation mismatches when we verify the test patterns in a timing-based simulator.


Command : `set_split_capture_cycle on` → Given during ATPG

When set to on, the tool updates simulation data between clock edges. This “split capture cycling” of data allows the tool to determine correct capture values for trailing edge and level-sensitive state elements, even in the presence of C3 violation.

When set to “off”, simulation data is updated once each clock cycle.




Example Timing That Allows Sink to Capture Source's New Data



ATPG tool will predict that FF2 will capture 0 (the value there at FF2 before clk pulse) → input of

But,



the value captured by FF1 during the rising edge of clock will overwrite the value at the i/p of FF2 before the falling edge of clk. So FF2 will capture 1.

NOTE :-

You can enable the '-edge merge' & '-clock merge' switch in the insert.test.logic command for all the designs.

If there are both +ve and -ve ET flops in the design, and if there are multiple scan clks, then the tool will go for edge mixing and domain mixing as we have enabled these 2 switches.

Even if you don't have both +ve and -ve E.T fts and multiple scan clks in the design, enabling those 2 switches doesn't cause any harm.