

Q1:

Q17: How to reduce pattern count without affecting coverage?

Ans:- ① Tool itself will write optimized set of patterns. It will not write redundant patterns in the final pattern list.

② command :- order-patterns (given in ATPG) set.

- Reorders the internal pattern set.
- Test patterns can be re-arranged to detect most faults first, which is useful for:

(i) Truncating test pattern set in order to fit in ATE memory




(ii) Detecting failing chips as early as possible during testing.

This can actually be done so that if we first place the patterns which detect most of the faults, and if suppose the pattern set is way large then some of the patterns from end can be truncated and it will not cause much problem.

Q2:

Q18: Explain SA fault by using waveform.

Ans:- Eg:- 2 i/p AND gate (A SAO)




Q3:

Q17: If we provide controllability and Observability to PI_s and PO_s , will it improve the test coverage and how much % of improvement can we see?

NOTE :- Usually we don't connect the PI and PO to the tester (ATE) so that we can test more no. of chips at a time (thru AU.MPO).
If we connect PI and PO to the tester, will it improve the test cov and how much % improvement can we see?

Ans :-



If we don't connect PI and PO to the tester, ~~then~~ we can't test the logics that need controllability from PI and the logics whose only obs point is PO as shown in fig.

we will mark the PO during ATPG and we will constrain PI too during ATPG.


So if we connect the PI and PO to the tester (provide controllability & observability to PI and PO), we will be able to test those logics.

So our test cov will improve.
The % of improvement will depend on what portion of logics are controlled from PI and what portion of logic has only PO as its obs point.


NOTE :-

In real time projects, we usually add the below 2 structures for the logics which is controlled from PI and whose only observation point is PO.

Structure 1:



Structure 2 :



So in companies, by using the above 2 structures we have overcome the COV drop caused due to uncontrollable PI and ^{unobservable} PO.

We have overcome the problem of not connecting the PI, PO to the tester by adding the above 2 logics.

So we usually don't connect PI and PO to the tester so that we can test more no. of chips at a time.

Q4:

Q20: While doing TDF, eventhough it is just 2 fast freq clock pulses in capture, it should still damage the chip.

How is it taken care?

Ans:- ① In original company projects, for example if there are 2 fn domains, it will be tested in 2 separate pattern lists.

Eg:- there are 2 fn clks:- clka and clkb

One TDF ATPG run will be done by gating clkb and allowing only clka.

Another TDF ATPG run will be done by gating clka and allowing only clkb.

So different pattern sets are generated.

If all ffs are toggled at the same time, it will cause power issues in silicon & hence it will damage the chip.

But as per the above explanation, for 1 pattern set, we are allowing only 1 clock (Eg:- pattern set 1, we are allowing only clk_a)
 $\therefore$ only those ffs whose clock is clk_a will toggle for that pattern set.

② power grid will be designed to handle this.

Q5:

Q: Test plan for ATPG.

Ans:- We can decide the following:

- (i) Expected cov values
- (ii) Any target for test time based on previous project.

Q6:

Q15: Reset is considered as clock in order to get coverage during stuck-at pattern generation?


But in atspeed pattern generation, reset is not covered. Why?

Ans:- Usually in designs we don't time these types of paths.

When reset gets de-asserted, either clocks have to be off or large-gap b/w 2 pulses is required in order to avoid metastable condition. (Removal & recovery timing check $\rightarrow$ STA concept).

In TDF capture phase, the 2 pulses come at high freq. If you try to cover TDF faults, then the system will go into metastable state.

SE

A horizontal line representing a signal that is high for most of the duration, then drops to low for a short period, and then returns to high.A horizontal line representing a signal that is low, then has a single high pulse, then returns to low, and then has two more high pulses in quick succession before returning to low.

reset

A horizontal line representing a signal that is high for most of the duration, then drops to low for a short period, and then returns to high.

⇒ result in metastability.

NOTE:-

Not covering TDF for reset is not a problem as resets are not toggled at a high rate in designs.

Q7:

Q2: Why do we use slow freq clock in the capture phase for stuck at and fast freq clock in the capture phase for TDF?

Ans :- For SA, we are seeing whether a net is stuck at 0 or 1.

That can be checked with slow freq clock itself.

But in TDF, we are checking whether the transition of signals happens within the time period of fast freq clock or not.

So we should use fast freq clock in the capture phase for TDF.