


TDF LABS

AU.MPO:-

Whether it is SA or TDF, we mask the PO during ATPG. (set-output-masks -all)
*add_output_masks -all (not set_output_masks as it is written)

Reason:- After man, when the chips are tested on tester (ATE), we connect only edt-channel-in & edt-channel-out. We don't connect PI, PO. So that we can test more no. of chips at a time (Theory Fault class AU.MPO)


AU.MPO: These are the faults that exists in the fanin cone of masked POs and have no path to other observation points.



↳ The value at PO will not be compared with the expected value

→ The faults in these logics is not getting detected because the value at the fault site is not observed.



We can add a observation point in order to count those faults.



AU. Unclassified $\Rightarrow$ AU. HPI

version 2016

$\rightarrow$ higher versions



// $\rightarrow$ in these nets, our tool will not bring a transition.

Inside the chip, we have high freq TDF domain (500 MHz - 1 GHz)

But PADs don't support such high data.

So tool holds PI to a constant 0 or 1 during TDF capture phase, so transition can't be launched from PI.

