


For the components in the sequential circuit shown below, t_{pd} is the propagation delay, t_{setup} is the setup time, and t_{hold} is the hold time. The maximum clock frequency (**rounded off to the nearest integer**), at which the given circuit can operate reliably, is 77 MHz.



$$f_{max} = \frac{1}{13 \times 10^{-9}}$$


$$= \frac{1000}{13 \times 10^{-6}}$$

$$= 76.9 \text{ MHz}$$

$$t_{clk1} = 3 \text{ ns} + 2 \text{ ns} + 2 \text{ ns} + 4 \text{ ns}$$


$$t_{clk1} = 11 \text{ ns}$$

$$t_{clk2} = 8 \text{ ns} + 5 \text{ ns} = 13 \text{ ns}$$



$1 \text{ ns} + 9 \text{ ns} + 1 \text{ ns} + 6 \text{ ns} + 1 \text{ ns} \geq 3 \text{ ns} + 9 \text{ ns} + 3 \text{ ns} + 2 \text{ ns}$
 Hold slack = $6 \text{ ns} - 17 \text{ ns} = -11 \text{ ns}$, Hold violation, not occurred.

Setup slack = $24 \text{ ns} - 30 \text{ ns}$
 $= -6 \text{ ns}$, Setup violation is occurred.




$$10 \text{ ps} + 10 \text{ ps} + 50 \text{ ps} + 20 \text{ ps} + 30 \text{ ps} \leq 100 + 40$$

$$90 \text{ ps} > 60 \text{ ns}$$

$$120 \leq 140$$

No set violation



→ Pad to reg
 → reg to reg
 → reg to pad.

$$\begin{aligned}
 t_{cq} &= 1\text{ns} \\
 t_{st} &= 0.5\text{ns} \\
 t_{hd} &= 0.4\text{ns}
 \end{aligned}$$

$$\begin{aligned}
 t_{cq} &= 1.1 \\
 t_{st} &= 0.6 \\
 t_{hd} &= 0.4
 \end{aligned}$$

$$\begin{aligned}
 T_{clk} &= \\
 T_{clk} + 1\text{ns} &= 6.6\text{ns} \quad \frac{1000}{5.6 \times 10^{-6}} \\
 T_{clk} &= 6.6 - 1\text{ns} \\
 &= \underline{5.6\text{ns}} \quad \underline{\underline{178.5\text{MHz}}}
 \end{aligned}$$

$$1\text{ns} + 2.5 + 0.6 - 1\text{ns} = T_{\text{CLK}_1} = \underline{\underline{3.1\text{ns}}}$$

$$1.1\text{ns} + 4.5 + 0.7 - 1.5$$

$$T_{\text{CLK}_2} = 4.8\text{ns}$$


$$\underline{\underline{=}}$$

$$1000$$

$$f_{\text{max}} = \frac{1000}{4.8 \times 10^{-6}}$$

$$= 208.3\text{MHz}$$

$$\underline{\underline{=}}$$



$$t_{cq} = 1\text{ns}$$

$$t_{st} = 0.5\text{ns}$$

$$t_{hld} = 0.4\text{ns}$$

$$t_{cq} = 1.1\text{ns}$$


$$t_{st} = 0.6\text{ns}$$

$$t_{hld} = 0.4$$

$$t_{cq} = 1.2\text{ns}$$

$$t_{st} = 0.7\text{ns}$$

$$t_{hld} = 0.4\text{ns}$$



$$t_s = 0.5 \text{ ps}$$


$$t_{\text{aj}} = 0.1 \text{ ps}$$

$$t_s = 0.5 \text{ ps}$$

$$t_{\text{aj}} = 0.1 \text{ ps}$$

$$0.1 + 4 \text{ ps} + 0.5 = \underline{\underline{4.6 \text{ ps}}}$$

1) Data path max, clk path min $3.6 + 1.1 - 2.1 = t_{clk2}$
setup $2.6 = t_{clk2}$



$3.6 + 4.2 + 0.9 - 0.7$
 $8.2 = t_{clk1}$

