

1. Mention few DRC's at scan implementation phase?
2. How do you handle multiple clocks during shifting?
3. How did you mix negedge and posedge flops?
4. What is the difference between sequential ATPG and combinational ATPG?
5. For AND gate suppose if B input of AND gate is tied to 0, which faults will get detected?
6. What is clock mixing and edge mixing? How you will achieve clock mixing and edge mixing?
7. How do you decide No.of scan chains and scan chain length in compression?
8. What is serial and parallel loading?
9. Difference between sequential and combinational ATPG?
10. What is scan chain balancing? Why it is required?
11. What are the different scan methodologies?
12. Why we are using slow scan clock for shift? What is the typical scan clock frequency?
13. What are the different types of scan flops?explain functionality of each flop?and which is better to use?
14. What is the use of edt_update signal?
15. Lock-up is used to solve problem during shift or capture?
16. If you have only one shift clock in your design, why you need lock-up latches?
17. Why is TDF coverage less than SA?