USB PD CTS ENGINEERING CHANGE NOTICE

NOTICE: Any Company or Companies submitting a USB Power Delivery ECR proposal must be one of the following: a Promoter or Contributor of the USB 3.0 and 2.0 Specifications who have completed the USB Power Delivery addendum. If a group of Companies is submitting an ECR proposal, each company must be either a Promoter or Contributor of the USB 3.0 and 2.0 Specifications who have completed the USB Power Delivery addendum.

SPECIFICATION REVISIONS AND ADDENDA: At any point in time, there shall only be one current version of the USB PD CTS, termed the production version. At the same time, there may also be proposed revisions to the specification's design which are not yet approved and shall be held confidential as deemed necessary by the USB 3.0 and USB 2.0 Promoters and within the Group of Working Committee(s).

PROCEDURES FOR SUBMITTING PROPOSALS: Both members of the USB Implementers Forum as a whole and members of the USB 3.0 and USB 2.0 Promoters may submit requests to revise the USB PD CTS Specification. Such a request may be rejected or may result in a USB PD Engineering Change Notice (ECN), which is the official way USB specifications may be changed.

FORMAT OF PROPOSAL: The originator of a request to alter the USB PD CTS Specification may do so by posting this to the USB Power Delivery Compliance working group for review. Once the proposal has been reviewed by the working group it will be passed to the USB 3.0 and 2.0 Promoters for approval to publish.

RESUBMISSION AND APPEAL: The originator of a request that was not approved can redraft the original request. Rewritten proposal will be treated as a new proposal and will be evaluated using the procedures described above. The originator of a request that was not approved can also submit an appeal to the USB 3.0 and 2.0 Promoters. The appeal must be made in writing and addressed to the Secretary of the USB Implementers Forum.

ABOUT THE ENGINEERING CHANGE REQUEST FORM:
The Purpose of this Engineering Change Request Form is to expedite the review process of the proposal by providing explanations, background information, and examples of the proposed changes at a high level. This form serves as an executive summary to the actual proposal.

STEPS ON HOW TO SUBMIT A USB PD ENGINEERING CHANGE REQUEST:

1) Please fill out the Engineering Change Request Form on the following pages completely:
   a) Detail the names and contact details for each of the ECR contributors
   b) Update the ECR Title
   c) Give a minimum of 2-3 sentences for each description on the form outlining the background to the ECR
2) For each section/table/figure to be updated:
   a) Detail the section number, starting page and figure/table number to be updated as appropriate.
   b) Detail existing text under "From Text"
   c) Detail changed text under "To Text"
3) Save the file as "USB PD CTS 1.0 R 1" followed by the ECR Title as per step 1)b)
4) Post the ECR in the USB PD CTS Documents section under "ECR | New ECRs".
   a) This ECR will then be reviewed by the Power Delivery Compliance Working Group.
   b) Revisions to the ECR originating from the review should be submitted as document revision of the original ECR using "Add new document".

USB PD CTS ENGINEERING CHANGE NOTICE

Name: Dmitriy Berchanskiy Email: Dmitriy.berchanskiy@intel.com

Company: Intel Mailstop:

Address:

City: State/Province:

Country: Zip/Postal Code:

Phone: FAX:

Name: Email:

Company: Mailstop:

Address:

City: State/Province:

Country: Zip/Postal Code:

Phone: FAX:

Name: Email:

Company: Mailstop:

Address:

City: State/Province:

Country: Zip/Postal Code:

Phone: FAX:

Name: Email:

Company: Mailstop:

Address:

City: State/Province:

Country: Zip/Postal Code:

Phone: FAX:

Name: Email:

Company: Mailstop:

Address:

City: State/Province:

Country: Zip/Postal Code:

Phone: FAX:

USB PD CTS ENGINEERING CHANGE NOTICE

Title: TEST.PD.PS.SNK.2 tSrcTransition
Applied to: USB PD CTS Specification Q3 2026

Brief description of the functional changes proposed:
Fixing CTS TEST.PD.PS.SNK.2 step 11.d.1 that refers to the tSrcTransition instead of tSrcTransReq for the fixed PDO or tSrcTransSmall/tSrcTransLarge for PPS APDO.

Benefits as a result of the proposed changes:
Making proper compliance testing

An assessment of the impact to the existing revision and systems that currently conform to the USB specification:

An analysis of the hardware implications:

An analysis of the software implications:

An analysis of the compliance testing implications:

An analysis of the Vendor Info File (VIF) implications:

USB PD CTS ENGINEERING CHANGE NOTICE

Actual Change Requested

(a). Section TEST.PD.PS.SNK.2, Page 226

From Text:

d. The Tester performs the following checks:

Decrease the current drawn by the Tester to less than *iSnkStdby* within *tSnkStdby* min of the last bit of the *GoodCRC* sent in response to the *Accept* Message. The Tester performs the following checks:

1. The Tester checks the V_{BUS} is within *vSrcNew* or *vPpsNew* of the starting voltage within *tSrcTransition* min after the end of the *GoodCRC* sent in response to the *Accept* Message. [TEST.PD.PS.SNK.2#6]
2. The Tester checks that the V_{BUS} transition meets *vSrcSlewPos* and *vSrcSlewNeg*. [TEST.PD.PS.SNK.2#7] (see **Error! Reference source not found.**)
3. During the voltage transition, the Tester checks that the V_{BUS} voltage remains within *vSrcValid* limits upon crossing into the *vSrcValid* limits until *tSrcSettle* max. [TEST.PD.PS.SNK.2#8]
4. The Tester checks that the V_{BUS} voltage is within *vSrcNew* or *vPpsNew* limits between *tSrcSettle* max and 100ms after *tSrcSettle* max. [TEST.PD.PS.SNK.2#9]
5. The Tester checks that the UUT does not send *PS_RDY* before the V_{BUS} is within *vSrcNew* or *vPpsNew*. [TEST.PD.PS.SNK.2#10]

To Text:

d. The Tester performs the following checks:

Decrease the current drawn by the Tester to less than *iSnkStdby* within *tSnkStdby* min of the last bit of the *GoodCRC* sent in response to the *Accept* Message. The Tester performs the following checks:

1. The Tester checks the V_{BUS} is within *vSrcNew* ~~or *vPpsNew*~~ of the starting voltage within *tSrcTransReq* for the Fixed PDO or *tSrcTransSmall*/*tSrcTransLarge* for the APDO after the end of the *GoodCRC* sent in response to the *Accept* Message. [TEST.PD.PS.SNK.2#6]
2. The Tester checks that the V_{BUS} transition meets *vSrcSlewPos* and *vSrcSlewNeg*. [TEST.PD.PS.SNK.2#7] (see **Error! Reference source not found.**)
3. During the voltage transition, the Tester checks that the V_{BUS} voltage remains within *vSrcValid* limits upon crossing into the *vSrcValid* limits until *tSrcSettleReady* max. [TEST.PD.PS.SNK.2#8]
4. The Tester checks that the V_{BUS} voltage is within *vSrcNew* ~~or *vPpsNew*~~ limits between *tSrcSettleReady* max and *tCtsTrans* after *tSrcSettleReady* max. [TEST.PD.PS.SNK.2#9]
5. The Tester checks that the UUT does not send *PS_RDY* before the V_{BUS} is within *vSrcNew* ~~or *vPpsNew*~~. [TEST.PD.PS.SNK.2#10]

---

tCtsTrans = 100ms