
# The World of Parallel Programming

From the Transistor to the Cluster DERFAST - B.3.

By Diego Roa

## Overview


- Parallelism
- Flynn's Taxonomy
- Programming Models
- Top500



#### Moore's Law

Moore's law is the observation that the number of transistors in a dense integrated circuit (IC) doubles about every two years.


Moore's law is an observation and projection of a historical trend. Named after Gordon Moore, the co-founder of Fairchild Semiconductor and Intel.



#### Parallelism

Computer's performance used to be improved by increasing clock frequency

Physical constrains limit the maximum frequency and power usage



Most modern computers are parallel

#### Parallelism

Hardware Software

Application


Can be present at different levels


Can be introduced by the user, the compiler, or the system

#### Program Parallelism


From a program perspective, there is parallelism at the level of:

- Programming Language
- Vector expressions
- Program blocks, such as loops
- Tasks (program sub-activities, with a limited duration)
- Processes (that may live as long as the program)






#### **Application Parallelism**



Parallelism can also be exploited at the application level. This can be:

- Intrinsically parallel applications
- User-managed: workflows, such as parameter sweeps
- System-managed: run queue



#### Hardware Parallelism






From a hardware point of view, there is parallelism at the level of:


- Instructions
- Data I/O
- Multiple Processors (cores)
- Multiple Nodes (Distributed)
- Clusters
- Grid Computing


## Flynn's Taxonomy



- **SISD** (Single instruction, single data): Sequential Computer
- **SIMD** (Single instruction, multiple data): A single instruction is simultaneously applied to multiple different data streams.
- MISD (Multiple instruction, single data): Heterogeneous systems operate on the same data stream and must agree on the result.
- MIMD (Multiple instruction, multiple data): Multiple autonomous processors simultaneously executing different instructions on different data.

### Instruction Level Parallelism (ILP)






Parallel or simultaneous execution of a sequence of instructions in a computer program. ILP refers to the average number of instructions run per step of this parallel execution. System mechanisms identify and enforce dependencies


#### **Vector Machines**




A central processing unit (CPU) that implements an instruction set designed to <u>operate</u> efficiently and effectively <u>on</u> <u>large one-dimensional arrays of data</u> called vectors




## Multi-core / Shared-Memory






A computer processor on a single integrated circuit with two or more separate processing units, called cores, each of which reads and executes program instructions. A shared memory multiprocessor offers a single memory space used by all processors

## Multi-node / Distributed-Memory





Each processor has its own private memory.

Computational tasks can only operate on local data, and if remote data are required, the computational task must communicate with one or more remote processors.

## **Grid Computing**




The use of widely distributed computer resources to reach a common goal.

Grid computers tend to be more heterogeneous and geographically dispersed than cluster computers.

CPU scavenging and volunteer computing were popularized beginning in 1997 by distributed.net and later in 1999 by SETI@home to harness the power of networked PCs worldwide, in order to solve CPU-intensive research problems.

Graphics Processing Unit (GPU - GPGPU)







Is a specialized electronic circuit designed to rapidly manipulate and alter memory to accelerate the creation of images in a frame buffer intended for output to a display device.

GPGPU pipeline is a kind of parallel processing between one or more GPUs and CPUs that analyzes data organized in large arrays in the same way than images or graphics.

#### **FPGA**






A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing.


programmable logic blocks, and a hierarchy of "reconfigurable interconnects" allowing blocks to be "wired together", like many logic gates that can be inter-wired in different configurations.


## Programming Models



#### Programming Models


#### **Offloading**





Computation offloading is the transfer of resource intensive computational tasks to a separate processor, such as a hardware accelerator, or an external platform, such as a cluster, grid, or a cloud.

#### Amdahl's Law



Is a formula which gives the theoretical speedup in latency of the execution of a task at fixed workload that can be expected of a system when using multiple processors.

$$S_{ ext{latency}}(s) = rac{1}{(1-p) + rac{p}{s}}$$

#### Top 500



The main objective of the TOP500 list is to provide a ranked list of general-purpose systems that are in common use for high end applications.

General purpose system means that the computer system must be able to be used to solve a range of scientific problems.

## Top 500



