## RISC-V REFERENCE

## **RISC-V Instruction Set**

## **Core Instruction Formats**

31 27 26 25	24 20	19	15	14	12	11	7	6	0	
funct7 rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]		rs1		funct3		rd		opcode		I-type
imm[11:5]	rs2	rs1		fun	ct3	imm	1[4:0]	opcode		S-type
imm[12 10:5]	rs2	rs1		fun	ct3	imm[	4:1 11]	opcode		B-type
imm[31:12]							rd	opcode		U-type
imm[20 10:1 11 19:12]						1	rd	opcode		J-type

## **RV32I Base Integer Instructions**

ime	FMT	Opcode	funct3	funct7	Description (C)	Note
)D	R	0110011	0x0	0x00	rd = rs1 + rs2	
JB	R	0110011	0x0	0x20	rd = rs1 - rs2	
)R	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
{	R	0110011	0x6	0x00	rd = rs1   rs2	
JD	R	0110011	0x7	0x00	rd = rs1 & rs2	
ift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2	
ift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2	
ift Right Arith*	R	0110011	0x5	0x20	rd = rs1 >> rs2	msb-extends
t Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0	
t Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	zero-extends
DD Immediate	I	0010011	0x0		rd = rs1 + imm	
OR Immediate	I	0010011	0x4		rd = rs1 ^ imm	
R Immediate	I	0010011	0x6		rd = rs1   imm	
ND Immediate	I	0010011	0x7		rd = rs1 & imm	
ift Left Logical Imm	I	0010011	0x1	imm[5:11]=0x00	rd = rs1 << imm[0:4]	
ift Right Logical Imm	I	0010011	0x5	imm[5:11]=0x00	rd = rs1 >> imm[0:4]	
ift Right Arith Imm	I	0010011	0x5	imm[5:11]=0x20	rd = rs1 >> imm[0:4]	msb-extends
t Less Than Imm	I	0010011	0x2		rd = (rs1 < imm)?1:0	
t Less Than Imm (U)	I	0010011	0x3		rd = (rs1 < imm)?1:0	zero-extends
ad Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]	
ad Half	I	0000011	0x1		rd = M[rs1+imm][0:15]	
ad Word	I	0000011	0x2		rd = M[rs1+imm][0:31]	
ad Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
ad Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]	zero-extends
ore Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
ore Half	S	0100011	0x1		M[rs1+imm][0:15] = rs2[0:15]	
ore Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	
anch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
anch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
anch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	
anch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += imm	
anch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	zero-extends
anch $\geq$ (U)	В	1100011	0x7		if(rs1 >= rs2) PC += imm	zero-extends
mp And Link	J	1101111			rd = PC+4; PC += imm	
mp And Link Reg	I	1100111	0x0		rd = PC+4; PC = rs1 + imm	
ad Upper Imm	U	0110111			rd = imm << 12	
ld Upper Imm to PC	U	0010111			rd = PC + (imm << 12)	
vironment Call	I	1110011	0x0	imm=0x0	Transfer control to OS	
vironment Break	I	1110011	0x0	imm=0x1	Transfer control to debugger	
ad Upper Imn ld Upper Imm vironment Ca	to PC	to PC U	to PC U 0010111 to PC U 0010111	1 U 0110111 to PC U 0010111 II I 1110011 0x0	to PC U 0010111 U 0010111 U 0010111 U 0010111 U 0010111 U 0010111 U 001011	to PC U 0110111 rd = imm << 12 rd = PC + (imm << 12) Il I 1110011 0x0 imm=0x0 Transfer control to OS