Instruction Manual

DG-FP8

Including: DG-SS-1 DG-RD-1 FPM/80

		0
		O
		_
		•

TABLE OF CONTENTS

	PAGE
GENERAL DESCRIPTION	1
THEORY OF OPERATION	3
SYSTEM OPERATION	4
CLOCK INTERRUPTS	4
FPM/8Ø DISPLAYS······	• • • 4
KEYPAD OPERATION UNDER FPM/8Ø······	•••5
DISPLAYING & ALTERING MEMORY LOCATIONS	•••6
DISPLAYING & ALTERING REGISTERS	7
Z8Ø ALTERNATE REGISTERS	8
ALTERING THE CONTENTS OF A SELECTED REGISTER	9
PROGRAM EXECUTION CONTROL·····	••10
TAPE FACILITIES	11
I/O FAGILITIES·····	••11
USING INTERRUPTS	••11
OTHER FPM/8Ø FACILITIES	••13
INSTALLATION INSTRUCTIONS	••16
APPENDIX A: MEMORY CONSIDERATIONS	• 19
APPENDIX B: SYSTEM PATCHES	••21
APPENDIX C: DG-8Ø & ROM DISABLE CONSIDERATIONS	••26
WARRANTY	28

CP/M is a registered trademark of Digital Research of Pacific Grove, California. Heath, HDOS, H8, and PAM-8 are registered trademarks of the Heath Company. Z8 \emptyset is a registered trademark of Zilog Corporation.

The DG Electronic Developments Co. Model FP-8 is a hardware/ firmware package designed for use with the DG-80 CPU board in the Heath H8 computer. The package consists of the following components:

> FPM/80 Panel Monitor Firmware on a 2716 EPROM DG SS-1 Front Panel Modification Board DG RD-1 Disk Controller Modification Board

The FPM/8Ø Panel Monitor provides all features and functions of the Heath PAM-8 monitor as well as the following advanced features:

GENERAL FEATURES

Split octal or hexadecimal display & entry Two keystroke display of memory contents pointed to by any register Maintains all major PAM-8 entry points User real time clock Automatically sets PC register to disk system boot address on power-up

Provides software support for hardware assis-

Provides software support for DG-ADP4 4 MHz

disk system conversion

ted "single-step" operation

Z8Ø FEATURES

Display and alter all primary and alternate CPU registers Display and alter index registers IX and IY Provides for non-maskable interrupt entry Support for Z8Ø 'Interrupt Mode Display and alter interrupt vector register

The DG-SS1 and DG-RD1 are modification boards used to support several of the features provided by the FPM/80 monitor. These boards "plug-in" in place of IC's on the appropriate H8 system boards and no alteration to the Heath circuit boards is required. (See the "System Installation" portion of this manual for more information on the SS1 and RD1 boards.)



The following operation information for the FPM/80 monitor is provided in a format and order similar to that used in the Heath PAM-8 Operation Manual. As mentioned previously, all standard PAM-8 features and functions are provided by FPM/80 and these are therefore not treated in detail in this manual. The user is referred to the appropriate section of the Heath PAM-8 manual for use of these functions. All unique FPM/80 features are discussed in the following pages.





THEORY OF OPERATION

The DG-FP8 ROM contains two components:

- Front panel monitor program--FPM/8Ø
- 2) System initialization program--SYSINIT.

The FPM/8Ø is normally furnished to operate from RAM in low memory peginning at ØØØ ØØØ split octal. SYSINIT is provided in position independent code so that the FP8 ROM may be located at any location in the available memory space. A standard system would use the FP8 ROM and the Heath H17 disk ROM on the DG-8Ø CPU board with the CPU on-board memory address set to some location in high memory. (See the FP8 INSTALLATION INSTRUCTIONS portion of this manual for a discussion of ROM location considerations.) Upon system powerup or MASTER CLEAR, the following events will take place under SYSINIT:

- 1) SYSINIT transfers the contents of the Heath H17 disk ROM to low RAM beginning at Ø3Ø ØØØ split octal.
- 2) Using the Heath front panel 2ms clock, SYSINIT determines if the CPU is operating at the standard clock frequency of 2 MHz or the optional frequency of 4 MHz.
- 3) If the system is operating at 4 MHz, then timing-loop constants are patched in the H17 disk control area of memory.
- 4) The FPM/8Ø monitor and the remainder of SYSINIT are transferred to low RAM beginning at ØØØ ØØØ split octal.
- The proper byte is written to I/O port Ø77 to turn off the CPU ROM and turn on all RAM of the DG-64D memory board (board ID Ø) if this board is being used. (Note that this byte will also turn off the CPU ROM if the DG-CMD1 ROM disable port is being used. This information will be ignored in systems not using the DG-64D or DG-CMD1 or in which port Ø77 is not being used.)
- 6) SYSINIT jumps to FPM/8Ø to begin the monitor setup.



SYSTEM OPERATION

CLOCK INTERRUPTS

As mentioned in the Heath PAM-8 manual, a 2ms hardware clock interrupt is provided by the H8 front panel. This clock interrupt is derived from the system clock frequency by dividing it by 4096. Thus the time between hardware clock interrupts depends on the system clock frequency. Without modification, this hardware clock would occur once every 1ms if a 4.096 MHz system clock were used. One purpose of the DG-SS1 modification board is to divide the system clock frequency by two when a 4 MHz system clock is used so the H8 front panel clock will always occur at approximately 2ms intervals.

USING RST & RTM

The RST and RTM commands of the FPM/8Ø are identical in function to those commands in PAM-8. The RST (MASTER CLEAR) is executed by simultaneously pressing the \emptyset and RST \emptyset (D) keys on the H8 front panel. The RTM function is a single key function in the FPM/80 to eliminate the occasional glitches present when using the double key PAM-8 RTM. The RTM function is executed by pressing the RTM (E) key.

FPM/8Ø DISPLAYS

Upon power-up or MASTER CLEAR, the displays of the H8 computer using FPM/8Ø will be octal (offset octal for 16 bit quantities) as in PAM-8. However, the FPM/80 also provides an option of hexadecimal display. To enter the HEX display (and entry) mode, the user must press the FNCTN (C) key followed by the HEX (1) key. All displays




(register and memory) will then appear in hexadecimal until this two keystroke sequence is repeated.

Conversion from binary to octal to hexadecimal is as follows:

BINARY NUMBER	OCTAL NUMBER	<u>HEX NUMBER</u>
ØØØØ	Ø	Ø
ØØØ1	1	1
ØØ1Ø	2	2 3
ØØ11	3	
Ø1ØØ	4	4 5
Ø1Ø1	5	5
Ø11Ø	6	6
Ø111	7	7
1000	10	8
1001	11	9
1010	12	A
1011	13	В
1100	14	C
1101	15	D
1110	16	E F
1111	17	۲

Sixteen bit numbers may be converted to hexadecimal and offset octal as follows:



KEYPAD OPERATION UNDER FPM/8Ø


The H8 keypad under FPM/8Ø operates as under PAM-8 with the following exceptions (see FIG. 1 for keypad layout)

- The 'C' key on the front panel is used to enter the hex digit "C" when in hex entry mode: is used as a "FUNCTION" (FNCTN) key to select options requiring two keystrokes: or is used to cancel previous keypad entries as in PAM-8.
- 2) When in the hexadecimal alter mode, all keys represent digits (Ø through F) until alteration is complete. (See altering memory locations section for clarification.)
- 3) Several keys control alternate modes of operation which will be described in the appropriate sections of this manual.



4) The 'repeat' rate of functions when holding keys down continuously has been doubled.

FIGURE 1



DISPLAYING AND ALTERING MEMORY LOCATIONS

Upon power-up or MASTER CLEAR the Heath H8 will display the PC contents in octal display mode. Display and alteration of memory contents in the octal mode is identical to that using PAM-8. However, the FPM/8Ø monitor also allows display and alteration of memory contents in hexadecimal. This may be accomplished in the following manner:

- 1) To enter the hexadecimal display mode, press the FNCTN (C) key followed by the HEX (1) key.
- To display a memory location, press the MEM (E) key followed by the four digit hexadecimal address desired. Note that when the MEM key is pressed while in the hexadecimal display mode, ALL keys are interpretted as legitimate character entries UNTIL four hex digits have been entered.
- 3) At this time, the four digit hexadecimal address will appear on the left-hand side of the display and the two-digit contents of this location will appear on the right-most two digits of the display:



REPRESENTATIVE EXAMPLE

FF FF I2.

To alter the contents of the displayed memory location, press the ALTER (D) key followed by the two hexadecimal digits representing the data byte desired. Note that when the ALTER key is pressed while in the hexadecimal display mode, ALL keys are interpretted as legitimate character entries until two hex digits have been entered. After two hex digits are entered the memory address increments by one and the ALTER mode is exited. Thus, the ALTER key MUST be pressed for EACH hex data byte entered into memory.

Stepping through memory using the + (A) key and the - (B) key is the same for the FPM/8Ø as the PAM-8 monitor except that if the hexadecimal display mode is being used, the ALTER key must be pressed to alter EACH location. Note that no efficiency of entry is lost using the hex entry mode since three keystrokes are required for data entry in either hex or octal entry mode.

DISPLAYING AND ALTERING REGISTERS

The FPM/8Ø monitor allows display and alteration of the 8Ø8Ø CPU registers as well as additional registers of the Z8Ø CPU. To specify a CPU register, press the REG (F) key followed by the register name given in the following table. The contents of the selected register will be displayed on the 6 left-most digits of the display when in the octal display mode (4 digits when in hexadecimal mode) and the register name will be displayed on the two left-most digits of the right hand group of displays: note that when in the memory display mode, hexadecimal data is displayed in the two right-most digits (left hand digit blank) and when in the register display mode, the register name is displayed in the two left-most digits (right hand digit blank) of the right hand group of H8 displays.



DE REGISTER PAIR

HL REGISTER PAIR

PROGRAM COUNTER

INDEX REGISTER X

INDEX REGISTER Y

	TABLE _	1: REGISTER DISP	LAY FORMAT	
KEY	BYTE 1	BYTE 2	DISPLAYED NAME	COMMENTS
SP (1)	ØØØ THROUGH 377 ØØ FF	ØØØ THROUGH 377 ØØ FF	5P	STACK POINTER
AF (2)	ØØØ 377 ØØ FF	ØØØ 377 ØØ FF	AF	AF REGISTER PAIR
BC (3)	ØØØ 377 ØØ FF	ØØØ 377 ØØ FF	ЬC	BC REGISTER PAIR

377

FF 377

FF

377

377

377

FF

FF

FF

ØØØ

ØØØ

ØØ

ØØØ

ØØØ

ØØØ

ØØ

ØØ

ØØ

ØØ

Note that the registers A, B, C, D, E, H, and L are eight bit registers and their values will lie in the range ØØØ through 377 octal or 00 through FF hex. The program counter, stack pointer, index register X and index register Y are sixteen bit registers and will be displayed as 6 digit offset octal or four digit hexadecimal values.

377

FF

377

FF

377

FF

377

FF

377

FF

dЕ

HL

Pc.

Н

H

Z80 ALTERNATE REGISTERS

ØØØ

ØØØ

ØØØ

ØØ

ØØØ

ØØØ

ØØ

ØØ

ØØ

ØØ

DE (4)

HL (5)

PC (6)

IX (7)

IY (8)

The general purpose registers (A, B, C, D, E, H, L and the processor status word) have been duplicated in the Z8Ø microprocessor so that there is actually a 'primary' register set and an 'alternate' register set. Either of these register sets (but not both!) may be active at a given time. To select the contents of the alternate register set, press the FNCTN (C) key followed bye the REG' (3) key.

To return to the original contents of the primary registers, again press the FNCTN key followed by the REG' key. Each time this sequence is pressed, the contents of the two register sets are 'swapped' so that execution is always from the primary registers. When contents of the alternate register set are in use, the register name will be displayed with a prime symbol to the right,

PRIMARY AF becomes ALTERNATE AF'

NOTE: When the alternate register set is selected, prime symbols will be displayed with the PC, SP, IX, and IY registers although there are no alternates for these registers. These prime symbols serve only as a reminder that the alternate register set contents are in use.

ALTERING THE CONTENTS OF A SELECTED REGISTER

Altering register contents using the FPM/8Ø monitor is accomplished in the same manner as register alteration under PAM-8 when the octal display mode is used. Select the desired register, press the ALTER (D) key and punch in the six digits representing the desired register contents. When operating in hexadecimal display mode, press ALTER (D) followed by the four desired hexadecimal digits. Remember that when in the hexadecimal entry mode, all keys are interpretted as legitimate character entries until the current operation is completed. Therefore four digits must be entered (two bytes) before another monitor function is attempted. When the two bytes have been entered, the alter mode will be exited and the current register pair will continue to be displayed. Stepping



through the registers to view their contents may be accomplished using the + (A) key and the - (B) key as in PAM-8.

An additional register function available under FPM/8Ø is the XDSP function. When viewing the contents of a register pair (such as HL, BC, etc.) it is often desired to view the memory contents pointed to by the register pair contents interpretted as a memory address. This is accomplished by first viewing the desired register pair, then pressing the FNCTN (C) key followed by the XDSP (2) key. The display will then show the memory address represented by the register pair contents in the left-most six digits (4 digits when in the hex display mode) and the contents of that memory location in the right-most digits.

PROGRAM EXECUTION CONTROL

Execution of programs under FPM/8Ø is identical to that operation under PAM-8. To initiate program execution, place the address of the first instruction to be executed in the program counter and then press the GO (4) key. The computer will then execute instructions until a HALT instruction is executed (breakpointing) or the RTM function is selected from the front panel keypad. Of course, a MASTER CLEAR will also end program execution, however, NO register contents or flags will be preserved!

Single step operation is provided under the FPM/8Ø monitor by use of the DG-SS1 hardware modification board. With this modification, single step operation of the FPM/8Ø monitor is identical to that described for PAM-8. NOTE: The DG-SS1 hardware modification is absolutely necessary for single step operation of FPM/8Ø and



will not operate properly under PAM-8.

TAPE FACILITIES

Operation of the cassette tape facilities of FPM/8Ø is identical to that of PAM-8 with the exception of the RTM function which is not operational in the standard version of FPM/8Ø. A special version of FPM/8Ø (FPM/8ØT) is available from DG Electronic Developments Co. which provides the standard Heath RTM function. We refer the user to the Heath PAM-8 manual for a discussion of the tape facilities and their use.

I/O FACILITIES

Operation of the I/O facilities provided by FPM/8Ø is identical to that of PAM-8 when operating in the octal display mode. These same facilities are available also in the hexadecimal display mode using the hexadecimal entry instructions given in the memory section of this manual.

ADVANCED CONTROL

The following facilities of FPM/8Ø are exactly as described in the "ADVANCED CONTROL" section of the Heath PAM-8 manual:

16-BIT TICK COUNTER USING THE KEYPAD DISPLAY USAGE

USING INTERRUPTS

The Z8Ø microprocessor possesses several interrupt modes and features which are not available with the 8Ø8ØA microprocessor. A discussion of the three Z8Ø interrupt modes as well as the Z8Ø non-maskable interrupt (NMI) may be found in the DG Electronic Developments Co. DG-8Ø Z8Ø CPU instruction manual. The following



interrupt support is provided under the FPM/8Ø monitor:

Z8Ø INTERRUPT MODE Ø

This interrupt mode is identical to the single interrupt mode provided by the 8080A microprocessor and is the mode in use upon power-up or MASTER CLEAR of the Z80 microprocessor. Operation of interrupts in this mode is identical to that described in the Heath PAM-8 manual. Refer to the FPM/80 source listing for specific information interrupt vectors.

Z8Ø INTERRUPT MODE 1:

Z8Ø Interrupt Mode 1 is discussed fully in the DG-8Ø Operation Manual. When operating the DG-8Ø in Interrupt Mode 1, all interrupts received are vectored via a CALL instruction through UIVEC+21. The contents of UIVEC+21 are initialized upon power-up or MASTER CLEAR to a RET instruction. If the user sets Interrupt Mode 1, he should first be sure to install the appropriate vector pointing to his handling routine.

Z8Ø INTERRUPT MODE 2:

No support is offered under FPM/80 for Z80 Interrupt Mode 2.

Z8Ø NON-MASKABLE INTERRUPT (NMI):

The Z8Ø CPU provides a non-maskable interrupt (i.e. this interrupt cannot be disabled through software) and this interrupt is supported under FPM/8Ø. All non-maskable interrupt requests are passed directly through UIVEC+24. Initially this vector is set to RETN (return from non-maskable interrupt) and should be set by the user when desired.

OTHER FPM/8Ø FACILITIES

H17 DISK SUPPORT:

The FPM/80 monitor provides software support for hardware assisted operation of the Heath H17 disk system at a CPU clock frequency of 4 MHz. The DG-ADP4 conversion module is required for 4 MHz operation.

H17 SYSTEM BOOT:

Upon power-up or MASTER CLEAR the program counter will be displayed on the H8 front panel and will contain the value ØØ4 365 split octal. If the GO (4) key is pressed at this time, disk system boot will begin. Disk system boot may be initiated when in the monitor mode by pressing the FNCTN (C) key followed by the BOOT (O) key. Thus it is not necessary to set the PC to any predetermined value to boot the system. These features are provided as a convenience to the user, however, the disk system may still be booted by entering the value Ø3Ø ØØØ split octal into the PC and then pressing the GO (4) key.

REAL-TIME CLOCK:

FPM/80 provides the user with a real time clock (SYSCLK), which is stored at a location pointed to by CLKPTR in the following format:

CLKPTR-4	HOURS	(0-23)
CLKPTR-3	MINUTES	(0-59)
CLKPTR-2	SECONDS	(0-59)
CLKPTR-1	MSEC/2	
CLKPTR+1	CLOCK TIM	ING CONSTANT

NOTE: The values in the above table are actually displayed on the



H8 front panel in octal or hex, depending on the mode in use.

Upon power-up or MASTER CLEAR, CLKPTR has the value Ø1Ø ØØ4 split octal. The clock timing constant represents the number of 2ms intervals (tics) that will be interpretted as 1 second. This constant may be altered by the user to compensate for disk system I/O or other interrupt disabling functions which might affect timing. The real time clock may also be moved by the user to other locations in memory by transferring CLKPTR-4 through CLKPRT+1 to the desired location and plugging the appropriate address into CLKPTR. (The user is referred to the FPM/8Ø source listing for further information.) Upon power-up or MASTER CLEAR, the clock is initialized to ØØ:ØØ:ØØ and may be set by the user by altering the appropriate memory locations. The clock also increments the date maintained in HDOS when midnight (24:ØØ:ØØ.ØØ) is reached, however, no provision is made for change of month.

MEMORY DISPLAY THROUGH INDIRECT ADDRESS:

Contents of a memory location pointed to by a 16 bit address made up of the contents of two consecutive memory locations may be viewed under FPM/8Ø by a simple two keystroke sequence. When viewing a memory location in the memory mode, press the FNCTN (C) key followed by the XDSP (2) key. This will cause the display to 'jump' to a memory address derived by using the displayed data byte as the low-order byte and the data byte contained in the next consecutive memory location as the high-order byte of a 16 bit memory address. For example, consider the following memory contents:

ADDF	RESS	DATA
Ø4Ø	1ØØ 1Ø1 1Ø2	3Ø3 11Ø Ø4Ø
	•	•
	•	•
	•	•
Ø4Ø	11Ø	øøø

The contents of location Ø4Ø 1ØØ represent a JUMP instruction for the 8Ø8ØA or Z8Ø CPU. If the user wished to view the contents of the location to be 'jumped to' using PAM-8, he would first increment the memory address to find the low-order byte 11Ø, increment the memory address once again to find the high-order byte Ø4Ø, then press MEM followed by the six digit address Ø4Ø 11Ø to find that the jump would be to the NOP instruction at that location. Under FPM/8Ø, the user would find the JUMP instruction at Ø4Ø 1ØØ, increment the memory address one location to the low-order byte, then press the FNCTN (C) key followed by the XDSP (2) key. The display will automatically 'jump' to the memory location Ø4Ø 11Ø and display the memory contents of that location.


INSTALLATION INSTRUCTIONS

Installation of the DG-FP8 firmware/hardware package is straightforward but does depend somewhat on the desired system configuration. The FP8 was designed primarily for use with the H8 incorporating the H17 disk system, however, the monitor (FPM/8Ø) will operate beautifully with the Heath cassette tape system as well. If you are not using the H17 disk system, then you should ignore the steps below marked with an asterisk (*). Always double check each step when performed and reread the instructions when in doubt about a specific step. Note that in some of the following steps you will remove and/or replace IC's. Proper care should be taken to avoid damage to these devices.

- 1) Turn off the H8 computer system completely and unplug the line cord.
- 2) Remove the computer top cover and tie bracket as well as the gray front cover. This front cover is held in place by two screws at the bottom and two screws just inside the computer at the top.
- 3) Examine the lower left hand corner of the Heath front panel circuit board and locate the following two IC's:

IC #	TYPE	HEATH PART #
1 Ø 8	7474	443-6
109	74LSØ4	443-755

4) Remove the above IC's from the front panel circuit board and install them in the DG-SS1 circuit board as shown in the figure below:




Note that pin 1 (the notched end) of each IC should be toward the top of the board.


5) Examine the CLOCK jumper on the DG-SS1 circuit board to determine if it is set to the clock frequincy you intend to use (either 2 or 4 MHz).

The jumper should connect from the center hole to the hole labelled with your desired clock frequency. Alter this jumper if necessary.

- 6) Plug the DG-SS1 circuit board into the IC sockets labelled IC 108 and IC 109 on the front panel circuit board. The board should plug in so that the writing on it is "right-side-up" as viewed from the front of the computer. Be very careful to line up the pins of the board plugs with the sockets on the front panel. DO NOT FORCE THE BOARD! It should fit snugly but not be difficult to plug in.
- 7) Examine the <u>back</u> side of the gray front cover of the computer where the plastic "HEATHKIT" emblem is affixed. The two fastening posts will be held to the front panel by one of two types of fasteners, either a thin metal fastener resembling a lockwasher or a thicker stamped fastener resembling a common machine nut. If the nut type fastener is used on your panel, remove the right hand fastener and replace it with the fastener supplied with this package. After replacing the fastener (or if this replacement was not necessary) use a pair of wire-cutters or a hobbyknife to cut the right hand plastic post to a height of no more than 1/16" above the fastener. Replace the gray front panel on the computer. NOTE: This modification is necessary to allow the front panel to fit properly with the DG-SS1 board installed.
- 8) Remove the CPU card from the computer and set it aside temporarily.
- 9)* Remove the disk controller board from the H8 computer.
- 10)* Locate U2Ø (74LS132 or 74132) and remove this IC from the disk controller board.
- 11)* Install the 74LS132 (74132) from step 10 above on the DG-RD1 circuit board as shown below:



12)* Plug the DG-RD1 circuit board into socket U2Ø on the disk controller board as illustrated below. Orient the board such that the writing faces the heat sink bracket. The 74LS132 (74132) will appear upsidedown as it did when it was removed.



- 13)* Locate U14 (Heath part #444-19) on the disk controller circuit board and carefully remove the ROM. Plug this ROM into socket U11 on the DG-8Ø Z8Ø CPU board. BE SURE THAT PIN 1 (MARKED BY A SMALL DOT AT THE NOTCHED END OF THE ROM) IS LOCATED AT THE PIN 1 POSITION OF THE SOCKET!!
- 14)* If you plan to operate your system at a system clock frequency of 4 MHz, refer to the DG-ADP4 instructions for installation of this adapter. Otherwise, reinstall the disk controller board in the H8 mainframe.
- 15) Locate the DG-FPM/8Ø ROM in the FP8 package and install this ROM at U1Ø on the DG-8Ø CPU board. The notched end of the ROM should be TOWARD the edge connector.
- 16) Refer to the DG-80 instruction manual for switch and jumper descriptions. Set the following switches and jumpers on the board:

Jumper "A" (U1Ø)	18 TO CS 19 TO A1Ø 21 TO +5
Jumper "B" (U11)	18 TO CS 19 TO A1Ø 21 TO +5
MEM SPACE [¶]	ØK,1K,2K,3K 'ON' ALL OTHERS OPEN ('OFF')
J9	1K JUMPED TO "A" 2K.3K JUMPED TO "B"

 \P If the disk system in NOT being used, then the 2K and 3K switches should be OPEN ('OFF').

- 17) Refer to the "MEMORY CONSIDERATIONS" section of this manual for a discussion of various system configurations and using this information set the 'MEM ADDR' and 'WAIT ADDR' switches on the DG-8Ø CPU for YOUR configuration.
- 18) Install the DG-80 CPU in your H8 computer being careful to orient pin 1 of P/S 201 properly.
- 19) Locate the keytop stickers in the FP8 package and install these as shown in the figure on page 6.
- 20) Plug in the computer and turn the power switch to "ON". The computer should 'beep' and come on in the monitor mode. The display should show the PC contents as $\emptyset\emptyset4$ 365. If this is not the case, turn off the computer and recheck the installation procedure.
- 21) Turn off the computer. Replace the tie bracket and top cover of the computer. Installation of the DG-FP8 package is now complete.

APPENDIX A: MEMORY CONSIDERATIONS

The DG-FP8 hardware/firmware package is compatible with many memory configurations. The absolute minimum configuration would utilize 16K of RAM running from ØK to 16K and no ROM disable port. FPM/8Ø would occupy 1792 bytes of RAM beginning at ØK as well as use the first 64 bytes of RAM beginning at 8K (Ø4Ø ØØØ). This system would operate with the Heath cassette system but would not provide enough free RAM for operation with the H17 disk system. In this case, the CPU on-board MEM ADDR switch would be set to occupy some space above 16K. (Remember, the necessary CPU ROM information is transferred from the CPU on-board ROM to low RAM during system initialization.)

The DG-FP8 may be used with up to 56K of system RAM without using a ROM disable port. In this case, the ROM on the CPU board should be addressed at the first available 8K block above the system RAM. For example, if 56K of system RAM was being used, this RAM would occupy the space from ØK up to 56K, and the MEM ADDR switch on the DG-8Ø CPU would be set at 56K. This system would allow 48K of usable RAM when running HDOS or 56K of usable RAM when running CP/M.

The usable system RAM space may be expanded by using a ROM disable port such as the DG-CMD1.* The SYSINIT program contained in the DG-FP8 package will turn off the CPU memory using this device allowing 64K of RAM in the computer. Thus 56K of RAM may be used under HDOS or 64K of RAM may be used under CP/M. If a ROM disable port other than the DG-CMD1 is used, it must be addressable at I/O address Ø77 octal and capable of interpretting a logic "1"



on data bus bit D7 as "ROM DISABLE TRUE".

The DG-64D 64K memory board offers the simplest system for use with the FP8 package. A ROM disable port is available on the DG-64D and is fully compatible with the DG-FP8. During SYSINIT, the CPU memory will be disabled using the DG-64D on-board ROM disable port and the full 64K of RAM on the board will be enabled. In this case, the MEM ADDR switch on the DG-8Ø should be set at 48K and the B3 (block 3) switch on the DG-64D should be set to 'OFF'. For further information on this mode of system operation, see the DG-64D Operations Manual.

WAIT STATES

Wait states should not be required when operating the system at 2.048 MHz using standard memory boards available. If the system will be operated at 4 MHz, the DG-64D may be used with NO wait states. Other memory boards may require the insertion of wait states for 4 MHz operation and this may be accomplished using the WAIT ADDR switch on the DG-8Ø CPU. Refer to the DG-8Ø CPU Operation Manual for information on the use of wait states to utilize slower memory in the system.

^{*}WARNING: A modification to your DG-8Ø CPU may be necessary for this mode of operation. See Appendix G.

A patch MUST be installed in the HDOS to run the system with 64K of RAM. See Appendix B for information on this patch.

APPENDIX B: SYSTEM PATCHES

The following HDOS system patches may be installed using the "Patch" program (Patch.ABS) provided on the Heath distribution diskette and may only be used with HDOS Ver. 1.6.

The symbols used in the instructions are given in the following format:

[CR] CARRIAGE RETURN

[CTRL D] SYMBOL FOR CONTROL "D" SEQUENCE.

Underlined text is used to indicate operator input from the console. The patch listing will give the display you will see on the console. All underlined characters are to be entered by the user. Note, XXX refers to a quantity which will not be altered by the user. DO NOT ATTEMPT TO PATCH YOUR DISTRIBUTION DISKETTE!!

HDOS MEMORY SIZING PATCH

HDOS was originally designed to operate in a system using ROM $(\underline{R}\text{ead}\ \underline{O}\text{nly}\ \underline{M}\text{emory})$ somewhere in the memory space. This patch will allow HDOS to operate with 64K of RAM $(\underline{R}\text{andom}\ \underline{A}\text{ccess}\ \underline{M}\text{emory})$ yet still properly determine the usable memory space. You should begin with a bootable diskette which contains the patch program (Patch. ABS). After booting the diskette proceed through the following steps. If you make an error, the patch program will tell you to restart the procedure. The diskette will not actually be patched until all of the following steps have been completed successfully.

```
[CR]
>PATCH
PATCH ISSUE # 50.05.00
FILE NAME? HDOS.SYS
                                           [CR]
                                           [CR]
PATCH ID? IEGJIH
PREREQUISITE CODE? <a href="mailto:IFBEIADPGEFFCF">IFBEIADPGEFFCF</a> [CR]
ADDRESS? 2271 [CR]
ØØ2271=XXX/
                            [CR]
ØØ2272=XXX/
                            [CTRL D]
ADDRESS? 24 [CR]
\emptyset \emptyset \emptyset \emptyset 24 = \emptyset 61 / 315 [CR]
\emptyset \emptyset \emptyset \emptyset 25 = 2\emptyset \emptyset / 376 [CR]
\emptyset \emptyset \emptyset \emptyset \emptyset 26 = \emptyset 42 / \underline{\emptyset 54} [CR]
\emptyset \emptyset \emptyset \emptyset 27 = XXX/ [CTRL D]
ADDRESS? <u>211</u> [CR]
ØØØ211=Ø41/Ø41 [CR]
ØØØ212=227/ØØØ [CR]
ØØØ213=Ø47/Ø5Ø [CR]
\emptyset \emptyset \emptyset 214 = \emptyset 56 / \underline{\emptyset 44} [CR]
\emptyset \emptyset \emptyset 215 = \emptyset \emptyset \emptyset / \emptyset 5 \emptyset [CR]
\emptyset \emptyset \emptyset 216 = \emptyset 44 / \emptyset \emptyset 7 [CR]
ØØØ217=176/<u>176</u> [CR]
\emptyset \emptyset \emptyset 22\emptyset = \emptyset 64/\underline{\emptyset 64} [CR]
ØØØ221=276/276 [CR]
ØØØ222=167/167 [CR]
ØØØ223=3Ø2/3Ø2 [CR]
ØØØ224=216/214 [CR]
ØØØ225=Ø47/Ø47 [CR]
\emptyset\emptyset\emptyset226 = XXX/ [CTRL D]
ADDRESS? 5372 [CR]
ØØ5372=Ø54/<u>212</u> [CR]
ØØ5373=Ø4Ø/<u>3Ø3</u> [CR]
ØØ5374=157/2Ø5 [CR]
ØØ5375=162/Ø53 [CR]
\emptyset \emptyset 5376 = \emptyset 4\emptyset / 341 [CR]
```

```
\emptyset \emptyset 5377 = 1 \emptyset 6 / \underline{\emptyset 61} [CR]
\emptyset \emptyset 6 \emptyset \emptyset \emptyset = 151 / 2 \emptyset \emptyset [CR]
ØØ6ØØ1=154/Ø42 [CR]
ØØ6ØØ2=145/345 [CR]
ØØ6ØØ3=163/Ø76 [CR]
ØØ6ØØ4=Ø4Ø/177 [CR]
\emptyset \emptyset 6 \emptyset \emptyset 5 = 1 \emptyset 4 / \underline{\emptyset 7 4} [CR]
\emptyset \emptyset 6 \emptyset \emptyset 6 = 141/35\emptyset [CR]
\emptyset \emptyset 6 \emptyset \emptyset 7 = 155 / \emptyset 41 [CR]
\emptyset\emptyset6\emptyset1\emptyset=141/\underline{\emptyset}\underline{\emptyset}\underline{\emptyset} [CR]
ØØ6Ø11=147/ØØØ [CR]
ØØ6Ø12=145/Ø42 [CR]
ØØ6Ø13=144/2<u>15</u> [CR]
ØØ6Ø14=Ø56/Ø47 [CR]
ØØ6Ø15=212/<u>311</u> [CR]
ØØ6Ø16=3Ø3/ØØØ [CR]
ØØ6Ø17=2Ø5/ØØØ [CR]
ØØ6Ø2Ø=Ø53/<u>ØØØ</u> [CR]
\emptyset \emptyset 6 \emptyset 21 = XXX/ [CTRL D]
ADDRESS?
                          [CTRL D]
PATCH CHECK CODE? BEEBOHMF
PATCH ISSUE # 50.05.00
FILE NAME? [CTRL D]
THE FILE HAS NOW BEEN PROPERLY PATCHED.
```

SPACES HAVE BEEN INSERTED TO ENHANCE READABILITY BUT SHOULD NOT BE USED WHEN MAKING ENTRIES!

DRIVE SPEED TEST PATCH

This patch may be used to adapt the HDOS drive speed test for use with systems operating at a 4 MHz clock frequency. You should begin with a bootable diskette containing the patch program (Patch.ABS). After booting the diskette, proceed through the following steps. If you make an error, the patch program will tell you to restart the procedure. The diskette will not actually be patched until all of the following steps have been completed successfully.

```
Boot the system and type PATCH
                                    [CR]
>PATCH
PATCH ISSUE # 50.05.00
FILE NAME?
                  TEST.ABS
                                   [CR]
PATCH ID? KHOJEO
                                    [CR]
                                                       [CR]
PREREQUISITE CODE?
                              IFBEIADPGEFFCF
ADDRESS? 45136
                            [CR]
Ø45136=Ø41/<u>315</u>
                            [CR]
Ø45137=233/<u>367</u>
                            [CR]
Ø45140=Ø45/<u>Ø66</u>
                            [CR]
Ø45141=XXX/
                            [CTRL D]
                            [CR]
ADDRESS? <u>66367</u>
\emptyset 66367 = \emptyset 4\emptyset / \emptyset 41
                            [CR]
\emptyset 6637\emptyset = 1\emptyset 3/233
                            [CR]
\emptyset 66371 = 117 / \underline{\emptyset 45}
                            [CR]
Ø66372=Ø56/<u>247</u>
                            [CR]
Ø66373=Ø54/<u>17Ø</u>
                            [CR]
\emptyset 66374 = \emptyset 4\emptyset / \underline{\emptyset 37}
                            [CR]
Ø66375=Ø61/<u>1Ø7</u>
                            [CR]
Ø66376=Ø71/<u>171</u>
                           [CR]
Ø66377=Ø67/Ø37
                            [CR]
\emptyset 67 \emptyset \emptyset \emptyset = \emptyset 71 / 117
                            [CR]
\emptyset67\emptyset\emptyset1 = \emptyset12/311
                            [CR]
Ø67ØØ2=XXX/
                            [CTRL D]
ADDRESS? <u>55346</u>
                            [CR]
Ø55346=Ø6Ø/<u>Ø64</u>
                           [CR]
\emptyset 55.347 = \emptyset 6\emptyset / 132
                           [CR]
Ø5535Ø=XXX/
                            [CR]
ADDRESS?
                            [CTRL D]
PATCH CHECK CODE? LECCCGIF
PATCH ISSUE # 50.05.00
FILE NAME?
                            [CTRL D]
```

The file has now been properly patched.

SPACES HAVE BEEN INSERTED TO ENHANCE READABILITY BUT SHOULD NOT BE USED WHEN MAKING ENTRIES!

APPENDIX C: DG-8Ø & ROM DISABLE CONSIDERATIONS

In order to utilize RAM in the full 64K memory space of the H8 computer, a ROM disable port must be used. Furthermore, care must be taken to insure that the CPU data bus output buffers are not active at the same time that memory board buffers are attempting to place data on the bus. DG-8Ø CPU's with serial numbers 118904031 or 123708025 and greater have been modified to assure that this data bus contention will not occur and no modification is required. However, DG-8Ø's with the following serial numbers must be modified as follows for proper operation with a ROM disable port such as the DG-CMD1. Please note that this modification is not required if your system incorporates the DG-64D bank-select memory board with the FP8 monitor package.

SERIAL NUMBERS: 112604000 through 118804030 115608000 through 123608024

On the Heath 8080 CPU board for the Heath H8, jumper 'K' allows the user to determine if the data bus buffers are active during on-board memory access or disabled. The DG-80 operates in the manner of the Heath CPU when Heath jumpers ' K_1 ' and ' K_2 ' are shorted. In this mode, the data bus buffers are active during onboard memory access. The following simple modification may be made to the DG-80 to allow the buffers to be disabled during on-board memory access:

- 1) Place the DG-8Ø before you with the component side up and the edge-connector to the right.
- 2) Near the lower center of the board, locate the solder pad immediately below and between the silkscreened © symbol and the '1980' symbol.

- 3) On the component side of the board, cut the trace that runs from this solder pad toward the edge-connector. (This trace turns toward the top of the board about 4" from the solder pad.)
- 4) Locate U13 on the CPU board and determine pin 8 of this IC.
- 5) Turn the board over to the solder side and again carefully locate pin 8 of U13.
- Solder a wire jumper from pin 8 of U13 to the pad located in step 2. Run this jumper on the solder side of the board.
- 7) Recheck your work and then install the CPU board and check for proper operation.

WARRANTY

NO WARRANTY EXPRESSED OR IMPLIED IS ASSOCIATED WITH THIS
PRODUCT EXCEPT FOR THE WARRANTY THAT THE GOODS ARE PRODUCED IN
A PROFESSIONAL MANNER AND IN ACCORDANCE WITH THE SPECIFICATIONS
SUPPLIED. DG ELECTRONIC DEVELOPMENTS CO. SHALL NOT BE LIABLE FOR
ANY INJURY, LOSS OR DAMAGE, DIRECT OR CONSEQUENTIAL ARISING OUT
OF THE USE OF OR THE INABILITY TO USE THIS PRODUCT.

1

FPM/8Ø REAL-TIME CLOCK DEMONSTRATION

The following program was included as a demonstration of the FPM/80 Real-Time Clock. This program may be assembled using the Heath assembler (ASM.ABS) and must be used with the FPM/80 monitor.


₹₹.

DRIVE SPEED TEST PATCH

This patch may be used to adapt the HDOS drive speed test for use with systems operating at a 4 MHz clock frequency. You should begin with a bootable diskette containing the patch program (Patch.ABS). After booting the diskette, proceed through the following steps. If you make an error, the patch program will tell you to restart the procedure. The diskette will not actually be patched until all of the following steps have been completed successfully.

• ·

```
Boot the system and type PATCH
>PATCH
                                [CR]
PATCH ISSUE # 50.05.00
FILE NAME? TEST.ABS
                                [CR]
PATCH ID? KHOJEO
                                [CR]
                            IFBEIADPGEFFCF
PREREQUISITE CODE?
ADDRESS? 45136
                         [CR]
Ø45136=Ø41/315
                         [CR]
Ø45137=233/367
                         [CR]
Ø4514Ø=Ø45/Ø66
                         [CR]
\emptyset 45141 = XXX/
                         [CTRL b]
ADDRESS% 66367
                         [CR]
Ø66367=Ø4Ø/Ø41
                         [CR]
\emptyset 6637.\emptyset = 103/233
                         [CR]
\emptyset 66371 = 1 | 17 / \underline{\emptyset 4.5}
                         [CR]
\emptyset 66372 = \emptyset 56/247
                         [CR]
\emptyset 66373 = \emptyset 54 / 17\emptyset
                         [CR]
\emptyset66374 = \emptyset4\emptyset/\emptyset37
                         [CR]
\emptyset 66375 = \emptyset 61/107
                       . [CR]
Ø66376=Ø71/171
                         [CR]
\emptyset 66377 = \emptyset 67 / \emptyset 37
                         [CR]
Ø67ØØØ=Ø71/117
                         [CR]
\emptyset67\emptyset\emptyset1 = \emptyset12/311
                         [CR]
Ø67ØØ2=XXX/
                         [CTRL D]
ADDRESS? 55346
                         [CR]
·Ø55346=Ø6Ø/Ø64
                         [CR]
\emptyset 55347 = \emptyset 6\emptyset / 132
                         [CR]
Ø5535Ø=XXX/
                         [CTRL D]
ADDRESS?
                         [CTRL D]
PATCH CHECK CODE? LECCGIF
PATCH I$SUE # 50.05.00
FILE NAME?
                         [CTRL D]
The file has now been properly patched.
SPACES HAVE BEEN INSERTED TO ENHANCE READABILITY BUT SHOULD NOT
BE USED WHEN MAKING ENTRIES!
```



APPENDIX C: DG-80 & ROM DISABLE CONSIDERATIONS

In order to utilize RAM in the full 64K memory space of the H8 computer, a ROM disable port must be used. Furthermore, care must be taken to insure that the CPU data bus output buffers are not active at the same time that memory board buffers are attempting to place data on the bus. DG-8Ø CPU's with serial numbers 118904031 or 123708025 and greater have been modified to assure that this data bus contention will not occur and no modification is required. However, DG-8Ø's with the following serial numbers must be modified as follows for proper operation with a ROM disable port such as the DG-CMD1. Please note that this modification is not required if your system incorporates the DG-64D bank-select memory board with the FP8 monitor package.

SERIAL NUMBERS: 112604000 through 118804030 115608000 through 123608024

On the Heath 8080 CPU board for the Heath H8, jumper 'K' allows the user to determine if the data bus buffers are active during on-board memory access or disabled. The DG-80 operates in the manner of the Heath CPU when Heath jumpers ' K_1 ' and ' K_2 ' are shorted. In this mode, the data bus buffers are active during onboard memory access. The following simple modification may be made to the DG-80 to allow the buffers to be disabled during on-board memory access:

- 1) Place the DG-80 before you with the component side up and the edgeconnector to the right.
- 2) Near the lower center of the board, locate the solder pad immediately below and between the silkscreened © symbol and the '1980' symbol.

... • 1 .

- 3) On the component side of the board, cut the trace that runs from this solder pad toward the edge-connector. (This trace turns toward the top of the board about ½" from the solder pad.)
- 4) Locate U13 on the CPU board and determine pin 8 of this IC.
- 5) Turn the board over to the solder side and again carefully locate pin 8 of U13.
- Solder a wire jumper from pin 8 of U13 to the pad located in step 2. Run this jumper on the solder side of the board.
- 7) Recheck your work and then install the CPU board and check for proper operation.

				g.e.
		r s		Mark .
	1	i		
	•			
t			t	ſ

FPM/80 Memory Map

This memory map reflects usage after SYSINIT has transferred ROM code into RAM and disabled the CPU on-board ROM. Therefore the entire occupied address space is made up of RAM.

End of Address Space
(64K)
Stack begins at upper
boundary of RAM and will use a maximum of
120 (80 to) bytes unde FPM/80.
i rnyou:
040 100 64 Bytes
040 000 2K Bytes
030 000 1K Bytes
024 000
010 000
2048 Bytes
000 000

*Care should be used when utilizing this RAM space as future DG or Heath products may occupy portions of this RAM.

~ ï . 4_ grand week to the state of the

APPENDIX E: HEATH SOFTWARE PATCHES

The following Heath/Microsoft software products for CP/M require simple patches to operate properly on systems incorporating the DG-FP8 monitor package and/or the DG/Magnolia version of CP/M. The user should first transfer the file to be patched onto a diskette he plans to use as his "system" diskette.

WARNING: DO NOT ATTEMPT TO PATCH THE SOFTWARE DISTRIBUTION DISKETTE!!

The system should then be booted and the indicated file patched using DDT as outlined below. All'console output is shown in these procedures with user input underlined for clarity. Note that a carriage return (RETURN) should be pressed after each full line of user input.

PATCH FOR MICROSOFT BASIC VERSION 4.83
Patch the file MBASIC.COM as follows:

A>DDT MBASIC.COM DDT VERS 2.2 NEXT PC 4FØØ Ø1ØØ -E4D3A,4D8D,Ø -F3DAA,3DDØ,Ø -GØ

A>SAVE 79 MBASIC.COM

A >,

This patch is now complete.

			~					
							•	
			*					
								•
				£				
				•				
				,				
					1			
1								
	•							
•								
							•	
							ĭ	
		;					•	
		·						
		7.1						
				•				
			•					
					1			
					;			
			•					
				¥				1
								'_
						,		
		7						

PATCH FOR MICROSOFT BASIC VERSION 5.21:

Patch the file MBASIC. COM as follows:

A>DDT MBASIC.COM DDT VERS 2.2 NEXT PC 6100 0100 -F5F08,5F5B,0 -F4793,47B9,0 -G0

A>SAVE 97 MBASIC.COM

A >

This patch is now complete.

PATCH FOR MICROSOFT BASIC COMPILER:

Patch the file BASCOM.COM as follows:

A>DDT BASCOM.COM
DDT VERS 2.2
NEXT PC
7DØØ Ø1ØØ
-S40ØC
4ØDC C1 ØØ
4ØDD C4 :
-A412A
412A JMP 4151
412D :
-GØ

A>SAVE 125 BASCOM.COM

A >

This patch is now complete.

· · ·

MICROSOFT COBOL-80 VERSION 4.01:

Platch the file COBOL.COM as follows:

A > DDT | COBOL.COM | DDT | VERS | 2.2 | NEXT | PC | 7200 | 0100 | - F6199,61F0,0 | - G0 | |

A > SAVE 114 COBOL. COM

A >

This patch is now complete.

MICROSOFT M8Ø ASSEMBLER:

This patch is only required for M8Ø as distributed with the Microsoft COBOL-8Ø package. Patch the file M8Ø.COM as follows:

A>DDT M8Ø.COM DDT VERS 2.2 NEXT PC 4CØØ Ø1ØØ -F4392,43E9,Ø -GØ

A>SAVE 76 M80.COM

Á>

This patch is now complete.

;

DG-ADP4

INSTALLATION

USER NOTES

INTRODUCTION

The DG-ADP4 provides for operation of the Heath H17 disk system with a system clock frequency of 4 MHz. This modification is required because the H17 disk controller timing is based on the CPU clock frequency. The ADP4 modifies disk controller timing so that the H17 disk system operates properly with the DG-8Ø Z8Ø CPU at a clock frequency of 4 MHz. No special tools or skills are required for installation of the DG-ADP4 as the board simply plugs directly into IC sockets on the H17 disk controller board.

The DG-ADP4 is designed for use in conjunction with the DG-8Ø CPU and requires the use of the DG-FP8 hardware/firmware support package. These components along with the DG-64D memory board provide the H8 user with a powerful yet flexible 4 MHz Z8Ø based computer system.

DG-ADP4 OPERATION


Operation of the Heath H17 disk system with the DG-ADP4 is virtually identical to normal H17 operation. The user may notice an increase in the number of "soft" (recoverable) errors the system encounters during read/write of a diskette which was "SYS-GENED" with the system operating at 2 MHz. As explained in the Heath HDOS operations manual, these errors are not serious and should not effect normal system operation.

DG-ADP4 INSTALLATION

- \emptyset) Turn off and unplug the H8 computer.
- 1) Remove the H17 disk 'Controller Board' from the computer and place the board on the table before you with the edge-connector to your right.
- 2) Locate U2 and U3 on the left-hand side of the disk controller board. These are both 74LS161 IC's (Heath part number 443-757).
- 3) Remove U2 and U3 from the disk controller board and install them on the DG-ADP4 as shown in figure 1. Be sure to identify pin 1 of these IC's and locate this pin properly during installation.
- 4) Install the DG-ADP4 on the disk controller board at sockets U2 and U3, being sure to carefully align the plug pins with the disk controller board sockets. The "DG-ADP4" nomenclature should be toward the heat sink/mounting bracket of the controller board. You may need to 'guide' the disk capacitor located between U2 and U3 through the slot in the ADP4 circuit board. The plugs should fit 'snugly' but not require undue force to plugin.
- Set the jumpers on the DG-80 Z80 CPU board and the DG-SS1 modification board for system operation at 4 MHz. Refer to the appropriate manual for information on these jumper settings.
- Replace the disk controller board in the H8 mainframe. If you are installing the DG-FP8 package in your system, continue with the installation instructions given in that manual. Otherwise installation of the DG-ADP4 is now complete.
- 7) Plug in your computer and check the system for proper operation. NOTE: The jumper in the lower left-hand

corner of the DG-ADP4 should be set to the 4 MHz position. This jumper was included to allow the user to wire an external SPDT switch to the board for remote selection of 2 or 4 MHz operation.

FIGURE 1



WARRANTY

THIS PRODUCT HAS NO WARRANTY; EXPRESSED OR IMPLIED, EXCEPT THAT IT WAS PRODUCED IN A PROFESSIONAL MANNER ACCORDING TO THE SPECIFICATIONS AND DESCRIPTION CONTAINED HEREIN. NEITHER THE SELLER NOR MANUFACTURER SHALL BE LIABLE FOR ANY INJURY, LOSS, OR DAMAGE; DIRECT OR INDIRECT, ARISING OUT OF THE USE OR INABILITY TO USE THE DG-ADP4. THE BUYER ASSUMES ALL RESPONSIBILITY IN ASCERTAINING THE SUITABILITY OF THIS PRODUCT FOR HIS INTENDED USE.

PAGE 1		Panel Monitor'			False True condition			Default Display Mode is Octal Return to monitor is "RTM-O"	1st try.	; BCD Version #
06-Sep-80)G-80 Front			25- 20-	ırameters		SP ar	EP SP	EIP.
MACRO-80 3.35	(/FPM80/)	'FFM/80 H8/DG-80 Front Panel Monitor' 'Introduction.'			O NOT FALSE	Conditional Assembly Parameters		TRUE FALSE	 2	(VER*16)+SUBV
×.	NAME	TITLE SUBTTL	. XALL	.Z80	EQU	Conditi	.LIST	EQU EQU	EQU EQU	EQU
/FPM/80 H8/DG-80 Front Panel Monitor/					FALSE TRUE	er.		ODSPLY RTMO	VER SUBV	BCDV
/FPM/80					0000 FFFF			FFFF 0000	0001	0012

IFT ODSPLY .PRINTX - Default Display Mode is Octal --ELSE .PRINTX - Default Display Mode is Hexadecimal ENDC

IFF RTMO
.PRINTX - RTM Keypad Entry is 'RTM' ELSE
.PRINTX - RTM Keypad Entry is 'RTM/O' ENDC

ENDC

PAGE

'FPM/80 -- H8/DG-80 Front Panel Monitor'

'Introduction.'

COMMENT *

FFM/80 - Z80 Front Panel Monitor Program.

Bill Parrott & David Carroll Written by:

For

D-G Electronic Developments Company Denison, Texas 75020 Post Office Box 1124 1827 South Armstrons

Copyright 1980, by D-G Electronic Developments

Abstract:

that monitor and applications which utilize its various functions. Because of the many capabilities found in the Z-80 CPU which are not present in the 8080, the way many of the tasks are performed has been revised to take advantage of the superior CPU. been written to maintain complete compatibility with added to this montior to Permit the user full Z-80 beginning at address O of the HEATH H8 computer. Many routines used herein duplicate the functions of the original PAM/8 monitor. This version has This program resides in the low 1792 bytes of RAM In addition, many functions & routines have been functionality from the front panel.

maintained to help ensure compatibility with existing software including the HDOS & CP/M operating systems. NOTE: All of the major PAM/8 entry points have been

Features:

Split Octal or Hexadecimal Display & Entry
Support for 4 MHz Operation
Support for Non-maskable interrupts
Support for Z80 Interrupt Mode 1
Display & Alter all primary & alternate CPU registers
Display & Alter index registers IX & IY
Display & Alter Interrupt Control Vector Register
Maintains all major PAM/8 entry points & functions

Supports hardware assisted 'Single Step' operation User Real Time Clock in HH: MM: SS. mmm format. Maintains support for cassette tape

Indexed display of memory through register and indirect through memory contents.

Program ID:

Version 1.1 ROM Cyclic Redundancy Check = 10177

'Interrupt Processing.' SUBTTL PAGE



'FPM/80 -- H8/DG-80 Front Panel Monitor'
'Interrupt Processins.'

MACRO-80 3.35 06-Ser-80

PAGE 1-2

£

. COMMENT *

Interrupts

FPM/80, like PAM/8, processes all interrupts received in Interrupt Mode O & Interrupt Mode 1. In addition, the Z80 Non-maskable interrupt is processed by the monitor.

They are processed as follows:

Interrupt Mode O

BS)

RST 0

Master Clear. (Never used for I/O or Restart)

Clock Interrupt. Normally processed by FPM/80, the user may by setting a bit in .MFLAG process the interrupt via a jump through the UIVEC table. Upon entry of the users routine, the stack contains:

(STACK+0) = Return address to FPM/SO (STACK+2) = (STACKPTR+18) (STACK+4) = (AF) (STACK+6) = (BE) (STACK+8) = (BE) (STACK+10) = (HL) (STACK+12) = (IY)

(STACK+14) = (IX)(STACK+16) = (PC) The user's routine should return to the monitor after processing the interrupt via a 'RET', without enabling interrupts.

Sinsle Step. Sinsle step interrupts senerated by the front panel hardware are processed by FPM/80. Any sinsle step interrupt received when not in monitor mode causes a jump through UIVEC+3. Stack upon user routine entry contains:

(STACK+0) = (STACKPTR+16) (STACK+2) = (AF) (STACK+4) = (BC) (STACK+6) = (DE) (STACK+8) = (HL) (STACK+10) = (IY) (STACK+110) = (IY) (STACK+110) = (IY) The user's routine should handle it's own return from this interrupt. The following interrupts are vectored directly through UIVEC. The user must set up a jump entry in the proper location in UIVEC before any of these interrupts may occur.

 $\rm I/O$ 3. Causes a direct jump through UIVEC+6 (This vector is normally reserved for the console)

Ø

4 Ю ৩ ~

- Causes a direct jume through UIVEC+9 1/0 4.
- Causes a direct jump through UIVEC+12 1/0 5.
- Causes a direct jump through UIVEC+15 1/0 6.
- Upon the user's return, the clock routine is called interrupt mode O (8080 mode), a jump is made directly through UIVEC+18. For interrupt mode 1, the user's routine is called through UIVEC+21. Causes a conditional jump through UIVEC <u>ن</u> س depending on the current interrupt mode. and the interrupt is exited. 1/0 7.

Interrupt Mode 1

All interrupts received in this mode are vectored via a CALL instruction through UIVEC+21. Upon the user's return, the clock routine is called and the interrupt is exited.

NOTE:

The contents of UIVEC+21 are initialized to a RET instruction. If the user sets IM1, he should first be sure to install the appropriate vector pointing to his routine.

Non-maskable Interrupts

All Non-maskable interrupts are passed directly through UIVEC+24. Initially this vector is set to 'RETN' (Return from Non-maskable Interrupt).

'Assembly Constants.' SUBTTL PAGE

H8/DG-80 Front Panel Monitor' MACRO-80 3.	
M/80 H8/DG-80 Fro	sembly Constants.'

				4.										ā
1-4				Kerpad input port Front panel control output port Digit select output port Segment select output port	in out t	OM Control Port		ت د		. Enable nterrupt Enable . Light Step Interrupt Enable		(alter) d te (alter)		- Memory dump image - BASIC Program - Compressed text
PAGE				Kerpad input Front panel Digit select Segment selec	Tare control : Tare control Tare data in Tare data out	DG-64D RAM/ROM Control		SYNC Character STX Character		Speaker Enable Clock Interrupt Monitor Light Single Step Inte		Memory Read Memory Write (: Register Read Register Write		Record Type Record Type Record Type
06-Sep-80				an th an th	en en en en	11.		gp. Wr.	control bits	TO TO TO AU	(In DSPMOD)	an th an th		SP SP
MACRO-80 3.35		Assembly Constants	Ports	X X X F 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	X X X P 9 9 X X X P 8 9 X X X P 8 9 X X X X P 8 9 X X X X P 8 9 X X X P 8 9 X	X\3F\	Characters	X/16/ X/02/	Panel hardware	10000000B 01000000B 0010000B 00010000B	Display Mode Flags (I	o च N m	Equivalences	-00
• 🛴		Аѕѕеп	I/0 F	EQU EQU EQU EQU	EQU EQU EQU EQU	EGU	ASCII	೯೩೮ ೯೩೮	Front	EQU EQU EQU EQU	Disel	EQU EQU EQU EQU	Таре	EQU EQU EQU
Monitor′		40 40 AB	#IT	IP.PAD OP.CTL OP.DIG OP.SEG	IP. TPC OP. TPC IP. TPD OP. TPD	OP.RAM	T P-	A.SYN	40	CB.SPK CB.CLI CB.MTL CB.SSI	TP	DM. MR DM. RR DM. RR	2 1	RT.MI RT.BP RT.CT
/FPM/80 H8/DG-80 Front Panel /Assembly Constants.	,0,			090#	<u></u> የ የ ወ ወ	Ľ		5 5		9 990		ර 12 ගිනි ර		22 22 33
/FPM/80 /Assemb]	,0000			00F0 00F0 00F0 00F1	00F9 00F9 00F8 00F8	003F		0016		0080 0040 0020 0010		0000 0001 0003		0001 0002 0003

Machine Instructions

١.	,	
ľ		
-	ı	
ı	ſ	
1	į	
1	:	
ļ		

ىد	
_	ï
T T	
T T	

Return	Input	4 : 1
-	**	٠

Output

X 76 X 108 X 108 X 108 X 108 X 108 X 111 X 111 X 100 X 111 X 100 X

MI.RET MI.IN MI.OUT MI.LDA MI.ANI MI.LXID

0076 0009 000B 0003 0086 00E6 0011

AND Immediate with (A) Load (A) Direct

Load Immediate Resister (DE)

Increment (A)

Z80 Instructions

EQU EQU

X'ED46' X'45ED'

EQU

Z.IMO Z.RETN

ED46 45ED

IMO (interrupt 0)
RETN (return from NMI) backwards

User Option Bits. 48 48

These bits are set in .MFLAG

UO. HLT

10000000B 010000000B 001000000B UO.NFR UO.ALT

00001000B 00001000B 00000100B 00000010B UO.IMI UO.RCK UO.BDU

0080 0040 0020 0010 0008 0004 0002

No refresh of front panel
Alternate resisters are on stack
280 Interrupt Mode 1 is set
Current display is Hexadecimal
Disable/enable real time clock
Disable display update
Allow user processins of clock

Disable HLT processins by monitor

.LIST

'8251 USART Bit Definitions.'

SUBTTL PAGE

MACRO-80 3.35 06-Sep-80	
'FPM/80 H8/DG-80 Front Panel Monitor'	'8251 USART Bit Definitions.'

1-7

PAGE

	111 8251 USART Bit Definitions	; Mode Instruction Control Bits	EGU 01000000B ; 1	EQU 10000000B ; 1	EQU 11000000B ;	EQU 00100000B	EQU 00010000B ; Us	00000000B	EQU 00000100B	EQU 00001000B ; 7 Bit	EQU 00001100B ; 8	EQU 00000001B ; Clock		EQU 00000011B ; Clock X	; Command Instruction Bits	EQU 01000000B ; Internal reset	EQU 00100000B	EQU 00010000B	EQU 00000100B ; Receiver enable	IE EQU 00000010B ; Enable inter	UCI.TE EQU 00000001B ; Transmitter enable		67.0	EQU 00100000B ; Framing	00010000B	EQU 00001000B	ENGLOCOLOGIC	USR.RR EMU 00000010B ; Receiver ready USR.TR EQU 00000001B ; Transmitter ready		SUBTTL 'DG-64D Control Port Definitions' PAGE	
,0000			0040	0800	0000	0020	0010	0000	0004	8000	2000	0001	0005	8000		0040	0020	0010	0004	0002	0001			0020	0010	8000	1000	0002	•		

Bit definitions for the DG-64D Bank Switchins RAM Board

(0 - 16K) (16 - 32K) (32 - 48K) (48 - 64K)

O = 2 0 4 5 4 7

00000000B 000100000B 001100000B 01000000B 01100000B 011100000B

BOARDO BOARDI BOARDI BOARDI BOARDI BOARDI BOARDI

0000 0010 0020 0030 0040 0050 0060

= = =

= = =

'Monitor System Initialization Program'

SUBTTL PAGE

NLIST .LIST

Select Bank 0 Select Bank 1 Select Bank 2 Select Bank 3

00000001B 00000010B 00000100B

EQU EQU EQU EQU

BANKO BANK1 BANK2 BANK3

0001 0002 0004 0008

ROM Disable

1000000001

Egu

ROMDIS

Select Board

~	
٠.	
Ļ	٧_
4	Ę
ᅼ	ï
6	Program'
Σ	Ē
_	
9	Ē
ď	
ũ.	<u>ب</u>
¥	N
Ę	<u></u>
Ž	ď
Front Panel Monitor	ī
Ö	Initialization
φ	=
H8/DG-80	System
-	E
9	ŭ
_	ຫ ≻
l	Ó
-	
္က	0
FPM/80	donitor
ž	č
造	Ĕ
*	~

System Constant Definitions

X 0900 X 1800 X 0800 X 0000 X 0700 EQU EQU EQU EQU STACK H17ADR H17LEN FPMADR FPMLEN

0900 1800 0800 0000 0700,

; Our stack area ; Destination for H17 code ; Size of H17 code ; Destination for FPM/80 code ; Size of FPM/80 code

PAGE

8	
Š	

Main Code	į.
en en en	SYSINIT
	0000

<pre># Don't bother us, we're busy!</pre>	Set RAM to known state on DG-64D	; Turn on 1st 48K on board #0 (OP.RAM),A ;	Calculate our address so we can know where code source is.	SP.STACK H.MI.RET L.MI.INCA INC A OPCODE (INTI).HL Gause an 'interrupt'	Our address is now on the stack	HL,(STACK-2) ; Get the 'return' address H L,0 ; on a 256 byte boundary. HL,1	DE,FPMLEN ; Fisure out where the H17 code is HL.DE ; Set destination BC,H17ADR ; and lensth. ; Move it into Place	
-	et RAM to	L	alculate ou	-	ur address	INC H LD L,0 PUSH HL	LD DE, 6 ADD HL, 1 LD DE, 1 LD BC, 1 LDIR	PAGE
IO	ъ.	OO.	ů ••	\$299 <u>\$</u>	•	J⊞ JĒ	14.111	a.
F3		3E 07 D3 3F		31 0900 26 C9 2E 3C 22 0008 CF		2A 08FE 24 2E 00 E5	11 0700 19 11 1800 01 0800 ED B0	
0000		0001		00005 00006 0000C		0010 0013 0014 0016	0017 0018 0018 001E.	

06-Sep-80 PAGE 1-12	or 4 MHz)	; Get a zero, clear 'Z' ; Enable the interrupts	r a clock interrupt, at which time incremented and the 'Z' flag will	; Just waiting around (HO, HUM)	; ; Ke-arm the clock ;	; Get a zero again & clear 'Z' ; Zero our counter ; Enable interrupts	ent a counter until a clock interrupt ontents of the counter after 2 ms, we at 2 or 4 MHz.	<pre># Bump counter ## No interrupt yet ## Can't have any more interruptions.</pre>	; Check counter ; If (HL) = 001.224, then 4MHz, ; else, (HL) = 000.310 -> 2MHz.	; Patch H17 drivers for 4MHz operation	; READ2 Microsecond delay time	; WRITE2 Microsecond delay time	; ; D.WRITA Guardband count for write ;	; ; D.WRITC Two character delay before writing ;	; D.WHDA UDLY Count for hole debounce	; D.WNHA UDLY Count for hole debounce	; D.WSCA Loop count for 25 characters	
MACRO-80 3.35 06	Determine clock speed (2	XOR A EI	At this Point, we wait for a clock interr the (A) register will be incremented and be cleared.	JR Z,L00P1	DI LD A,X/FO′ OUT (OP.CTL),A	XOR A LD HL,O EI	This time, we will increment a counter u occurs. Based upon the contents of the can tell if we're running at 2 or 4 MHz.	INC HL JR Z,LOOP2 DI	DEC H JR NZ,.2MHZ			.U L, X, FE' .NC (HL) .D DE, X, 2028/	LD HL,X,1F5C, LD (HL),E INC HL			INC		PAGE
el Monitor' n Prosram'	80 EP 80	~ ш	th an th	L00P1:	•.	~	20 W 40	L00P2: 1	<u>.</u> ,	. 4MHZ		- H			·		. –	11.
'FPM/80 H8/DG-80 Front Panel 'Monitor System Initialization 0023		0023 AF 0024 FB		0025 28 FE	0027 F3 0028 3E F0 002A D3 F0	002C AF 002D 21 0000 0030 FB		0031 23 0032 28 FD . 0034 F3	0035 25 0036 20 1A	1	2 8 1 1 4 1		0042 21 1F5C 0045 73 0046 23	723 16	004B 2E 65 004D 73			

<pre># Get the address of FPM # Figure out where RAM fix-it-up is. # Area in low memory # 5 bytes # Move it.</pre>	<pre>; (HL) := FPM source code address ; Point to Destination ; Length ; Move it down</pre>		i Go turn off KUM & enter FFM		This code is copied into low RAM above FPM/80 and then executed to turn off the ROM & set the entire 64K address space on DG-64D board # O.	SANK3	<pre># Turn on all 64K & off ROM, board #0 ## Set on all 64K & off ROM ## Enter FPM</pre>	; Monitor code must start here.		t Vectors.
HL. DE, -5 HL, DE DE, X '0800' BC, 5	DE, FPMADR BC, FPMLEN	Ü	X 0800 X	-	This code is copied into lo to turn off the ROM & set t board # O.	BANKO+BANK1+BANK2+BANK3	A,ROMDIS+ALL64K (OP.RAM),A O	EG \$, X'0100'	HASE	TL 'Hardware Interrupt Vectors.'
§	999	End of	j .	.LIST	This to tu boar	EGU	LD OUT RST	TESTEQ	. DEPHASE	SUBTTL PAGE
. 2МНZ:		ap.	: X		48 AB 48	ALL64K				٠
E1 11 FFFB 19 11 0800 01 0005 ED B0	11 0000 01 0700 ED B0		0080 83				3E 8F D3 3F C7			
0052 0052 0053 0054 0057 0056	005F 0062 0065	1	/900			9000F	00FB 00FD 00FF			

PAGE 1-14				4 CA	(DE) := RAM destination for code (HL) := ROM copy of PRS code Initialize		Save user registers Process clock interrupt		If this interrupt is received when not in monitor mode, then it is assumed to be senerated by a user prosram (single stepping ot breakpointing). In such case, the user program is entered through (UIVEC+3).	Save registers (A) := (CTLFLG) Step return	Version number (BCD)
06-Sep-80				4	(DE)		av go av		ceived when e senerated akrointins) throush (U	TP an EP an	an.
MACRO-80 3.35		0 2	Interrupt Vectors	O - Reset	DE, PRSROM HL, PRSROM INIT	1 - Clock	SAVALL D,O CLOCK	2 - Sinsle Step	s interrupt is re t is assumed to b e stepping ot bre rogram is entered	SAVALL A, (DE) CTLFLG STPRTN	BCDV
٠.		. PHASE	Interr	Level	995	Level	CALL LD JP	Level	If thi then i (singl	CALL LD DEFL JP	DEFB
t Panel Monitor' ors.'			ar ar ar	20- 20- 2 20- 20-	INITO:	RP-	INT1:	en en	n 72 ns 72 n	INTZ	
Front Panel Vectors.											
FPM/SO H8/DG-SO F Hardware Interrupt \					11 2004 21 061D 18 33		CD 005A 16 00 C3 0081			CD 005A 1A C3 057A	12
FPM/80 - Hardware	036D~				9000		0008 0000 000D			0010 0013 2009 0014	0017

0018

0020

0028

٦

0038

002B 002C 002D

0030

08-Sep-80	
MACRO-80 3.35	
Monitor'	
/80 H8/DG-80 Front Panel Monitor	ter Clear Processins.
/80	ter

003B

1-16

PAGE

n. a hardware master clear is initiated. s in RAM. xists, set up stack Pointer, and ar	; (BC) := Length of PRS code ; Copy it into RAM	; Search increment for sizing memory	; (DE) := Search increment (1K) ; (HL) := 1st RAM - Search increment		<pre># Restore value read # Increment trial address # If at end of 64K space. # (A) := Current memory value # Tid us do it?</pre>	; Ves, so try for more	; Finish up initialization	TIXTNI	* Restore		Subroutines.′
Initialize Syster called whenever PM/80 control cellow much memory ele monitor loop. From master clee Into FPM/80 mair	BC, PRSL	X 0400	DE,SINCR HL,START	Determine memory limit	(HL),A HL,DE C,INIT1A A,(HL) (HL)	NZ, INIT1	INITZ	Conclusion of	IX IX		'Interrupt Time Subroutines.'
INIT is Setup F Decode enter t ENTRY:	LDIR	EGU	99	Determi		; 5	ᅙ	IXIT1 -	POP POP EI RET	.LIST	SUBTTL PAGE
er er en	INITE	SINCR		er.	INITI		INIT1A:	2P 4P	IXIT1:		
	003B 01 0007 003E ED B0	0400	0040 11 0400 0043 21 2000		0046 77 19 0048 38 05 0048 7E 0046 7E 0046 9C	004B 20 F7	004F C3 05CC		0052 FD E1 0054 DD E1 0056 FB 0057 C9		

005A

Check for S. Step or Monitor mode It was, so exit. Set up REGPTR Called directly from interrupt routine All registers pushed onto stack, If not yet in monitor mode, REGPTR = Address of registers SAVALL is called when an interrupt is accepted, in order to save the contents of the user's resisters on the stack. 9 Go to NMI vector in UIVEC ; Set (IX) on top of stack
; Save registers on stack
;; PUSH Register ; Do loop around NMI. \$ Extra byte Get CTLFLG Extra byte ; Extra byte Set it. Return SAVALL - Save all registers on stack on stack. (DE) = Address of CTLFLG. (SP),IX ?REG,CIY,HL,DE,BC,AF> ?REG Continue SAVALL routine SAVALL, X '005A' CB.MTL+CB.SSI Z,SAV1 HL,O HL,SP (REGPTR),HL TESTEG NMI, X'0066' UIVEC+24 NMI Entry Point. IY HL DE BC AF SAVALX A, (DE) (XI) ENTRY: EXIT: TESTEG PUSH PUSH PUSH PUSH PUSH PUSH DEFB DEFB PAGE DEFB 99889898 EX IRP <u></u> SAVALL: SAVALR: SAV1: E I WN 8P 8P + + + FD E5 E5 D5 C5 F5 C3 O5FF 1A 2F E6 30 28 07 21 0000 39 22 201D 0D E9 C3 2037 E3 8 8 8 8 005A 005C 005E 005F 0060 0061 2900 6900 0068 0068 006C 006C 0070 0073 9900 6200

1-18				• Remove fake 'stack Pointer' &	resisters.							routine	
PAGE				Remove Fake	and user's registers.	י דכור הפשואופו						; Go to rest of routine	Š.
06-Sep-80		m interrupt	•	i.		r an						EIN	k Interrupts.
MACR0-80 3.35		Return to program from interrupt	INTXIT, X'007A'		?REG, <af, af,="" bc,="" de,="" hl=""></af,>	: NEG	AF	AF	2	끮	로	IXITi	'Process Clock Interrupts.'
`\ 		Return	тезтеа	•	IRP	L NOW	P.O.	POP	POP	P0P	POP	æ	SUBTTL PAGE
1 Monito		=-		INTXIT									
-80 Front Panel Monitor' Subroutines.'							+	+	+	+	+		
rFPM/80 H8/DG-80 F Interrupt Time Subro							F1	F1	ប	10	E1	18 D1	
/FPM/80 /Interr	007A			0074	; ; ;		007A	007B	007C	0070	007E	007F	

ts.	ms. clock interrupt is	terrupt.		<pre># Get TIC counter # Increment it # Now put it back # Set interrupt mode</pre>		appropriate Pattern on the LEDs are painted in reverse order, per interrupt.	; (B) := Current flas ; See if front panel refresh wanted	o H		If not	* (HL) := (REFIND)			; (HL) := Address of Pattern	; (A) := Index + fixed bits	digit	; ; Select segment	values.	ar .	; ; Every 32 interrupts ; Update front panel displays		; (A) := CTLFLG ; Monitor mode? ; YeP
CLOCK - Process clock interrupts	CLOCK is entered whenever a 2 processed.	TICCNT is incremented every interrupt	TESTEG CLOCK, X'0081'	LD HL,(TICCNT) INC HL LD (TICCNT),HL CALL SIM	Refresh Front Panel.	This code displays the appropr front panel LEDs. The LEDs ar from risht to left, one per in	LD B.A AND UO.NFR		LD 6, D		INC HL		LD (HL),9		C C C	_	LD A,(HL) OUT (OP.SEG),A	See if time to decode display values.	LD L,LOW(TICCNT)	LU A,(HL) AND X'1F' CALL Z,UFD	Exit from clock interrupt	LD BC,CTLFLG LD A, (BC) AND CB,MTL JR NZ,INTXIT DEC BC
27: 27: 27:	n en an e	ê We		CLOCK	8P 8P 8P	en en an en							č	• CLAZ	CLK3			zr.			41	
				0081 2A 201B 0084 23 0085 22 201B 0088 CD 05AU				23			0094 23	88			009C 4B		00A0 7E 00A1 D3 F1			00A5 /E 00A6 E6 1F 00A8 CC 0370		00AB 01. 2009 00AE 0A 00AF E6 20 00B1 20 C7 00B3 0B

) PAGE 1-20	; (A) := .MFLAG	; Skip it.	a HALT.	; (A) := Index of (PC) register	Locate it on the stack	; (DE) := User's (PC) contents		<pre># Get last instruction executed</pre>	, was it a maritor mode.	/ entry.	<pre>Get keypad JT DCROM See if '#' and '0' keys</pre>	See if '#' key	; No, allow user processing of clock. ; Go to ERROR		tive Loop.'
5 06-Ser-80	TP g	, sr	check for a	EN	2N 2N	er er	**	10 1		Monitor' key	BPROM AND NO		ar ga) Main Execut
MACRO-80 3.35	A, (BC)	C, CLK4	monitor mode, check for	A,14	LRA. E,(HL)	H_ D, (H_)	出	A, (DE)	Z, ERKOR	Check for 'Return to Monitor' key entry.	A, (IP.PAD) ; Get keypad RTMO AND NOT BPROM AND NOT DCROM X/2E' ; See if '#'	X'2F'	NZ,CUI1 ERROR		'MTR - FPM/80 Main Executive Loop.'
2	0 T	Ęş	Not in	9	CALL	L II	DEC	96	5 5	Check f	NHO;	ELSE CP ENDA	9 9 9 8	TSI7.	SUBTTL PAGE
Front Panel Monitor'			ar.							ar-	CLK4:				
/FPM/80 H8/DG-80 Front /Process Clock Interrupts.	0A	1/ 38 OE		3E 0E		23 56	18		7E /6 28 0C		рв го	FE 2F	C2 0572 18 03		
<pre>/FPM/80 H8/DG-80 Front /Process Clock Interrupts.</pre>	00B4	00B6		OOBS	OOBA OOBD	OOBE OOBF	0000	0001	00C4		9300	8300	ooca ooca		

A MACRO	
itor	
<u>.</u> Ë	v.
£	. 400
<u> </u>	ě
Panel	0
	<u>;</u>
ront	ä
Ĕ	Zecu
_	ш

rror. s a 'bail out' routine. It resets the to monitor mode & restores the stack pointer.			; (A) := .MFLAG ; Re-enable displays ; Replace ; Restore CTLFLG :CLI+CB.SPK ; ; Restore (SP) to empty state ; Sound the alarm!	or the from	; On interrupts	<pre>\$ Set 'MTR1' as return address ; (BC) := DSPMOD ; (A) = 1 if alter mode. ; Rotate LED Periods if alter mode</pre>		<pre>f Read front Panel keypad f Check for hexadecimal input f If in 'always valid' sroup f Save value f (A) := DSPMOD f If in alter mode. f (A) := code</pre>	
ERROR - Command Error. ERROR is called as a 'bail out operational mode to monitor mo		ERROR, X . 00D2 /	HL, MFLAG A, (HL) X 'FF'-UO.DDU-UO.NFR Re-enabl (HL), A HL (HL), CB.SSI+CB.MTL+CB.CLI+CB.SPK HL, (REGPTR) SP, HL SP, HL SP, HL SP, HL SOund th	Monitor loop.	is the main executive lo		HL, MTR1 HL BC, DSPMOD A, (BC) 1 (DSPROT), A	keyPad.	RCK HL,(ABUSS) 10 CKHEX NC,MTR4 E,A DSPMOD A,(BC) C,MTR5
ERROR ERROR operat	ENTRY: EXIT: USES:	TESTEG	CALL CALL CALL CALL CALL CALL CALL CALL	M I	This i	EI	LD CPL D SH	Read k	CALL CALL CALL CARCA CARCA
en en en en en	Th		ERROR:	27 46 47	N 3P	MTR:	MTR1:	**	
			00D2 21 2008 00D5 7E 00D6 E6 BD 00D8 77 00D9 23 00DC FB 00DC FB 00E0 F9 00E0 CD 025E			00E4 FB	00E5 21 00E5 00E8 E5 00E9 01 2007 00EC 0A 00ED E6 01 00EF 2F 00FO 32 2006		00F3 CD 03B0 00F6 2A 2014 00F9 FE 0A 00FB CD 042E 00FE 30 06 0100 5F 2007 0101 0A 0102 0F 0103 38 24

) H8/DG-80 FPM/80 Main E	<pre>/FPM/80 H8/DG-80 Front Panel Monitor' /MTR - FPM/80 Main Executive Loop.'</pre>
) H8/	/80 H8/
FPM/80	- FPM/80
(80
FP	- 일
	ğι

	entry Sor ISS) er index er memory	nodes	(A)
1-22	table Proces == (ABU regist regist splayir in)	Go Input byte Cutput byte Cassette load Cassette dump Increment display Function Tossle Display/Alter modes Memory mode	id C
PAGE	(A) := Command Wrons! Save ABUSS value Point to table (HL) := Address of (E) := Table entry (HL) := Address of Set address, (HL) (DE) := DSPMOD Set ZZ flas if di (A) := DSPMOD (sea	4 - Go 5 - Input byte 6 - Output byte 7 - Single ste 9 - Cassette dump A - Increment dis B - Decrement dis C - Function D - Tossle Displac E - Memory mode F - Resister mode	& a v. == Va resist. icate : octal
06-Sep-30 value).	an in	th an th an th an th an th an	entered, (A) (A) (A) (B) (B) (B) (B) (C) (C) (C)
MACRO-80 3.35 command (not a	4 C, ERROR E, A HL, HL, MTRA D, O HL, DE E, (HL) HL, DE (SP), HL DE, REGI DSPMOD A, (BC) A, (BC)	r jump table. GO-# IN-# OUT-# SSTEP-# RMEM-# NEXT-# LAST-# FUNCT-# REW-# MEMM-#	code is entered if in alter mode or OUTAL) was entered. A,E C,MTR6 INBYTE Indian
MAI Have a com	# 0 0 J 0 J	Processor jump DEFB GO-# DEFB IN-# DEFB STEP- DEFB WMEM-# DEFB NEXT-# DEFB LAST-# DEFB LAST-# DEFB R#W-# DEFB R#W-# DEFB R#W-#	Process mel This code (HEX or OC RCA LD JP SCF SCF INC
H8/DG-80 Front Panel Monitor' PM/80 Main Executive Loop.'	. MTR4.	# MTRA:	M ve at vir at v
) H8/DG-80 Front Pa FPM/80 Main Executive	D6 04 38 C8 36 C8 5F E5 16 00 19 5F 19 63 11 2005 0A 02 0A	75 75 75 75 75 75 75 75 75 75 75 75 75 7	oF 7B 1DA 0137 37 CD 0336 23
FPM/80 - MTR - FP	0108 0108 0108 0108 0100 0111 0111 0111	011D 011E 011F 0120 0121 0123 0127 0128	0129 0128 0128 012E 0132

06-Sep-80

SAE - Store ABUSS and exit.

8F 4F 4B

(HL) = ABUSS value To (RET) None

ENTRY: EXIT: USES:

(ABUSS), HL

LD RET

SAE

22 2014 C9

0133 0136

Restore value & carry flas I Input octal address

'Monitor Task Subroutines.'

SUBT7L PAGE

INWORD

; Not allowed to alter (SP)

; Save code
; Locate resister on stack

AF LRA A Z,BADALT

MTR6:

PUSH CALL AND JP INC POP

F5 CD 0327 CA 0455 23 F1 C3 0332

0137 0138 0138 013C 013F 0140

Alter resister.

PAGE 1-24		Set display resister mode (BC) := DSPROT Set all Periods on. Read keypad Displace Not 1-8 Go test if (PC) or (IY)	Togsle bit O Store it	Increment memory address If memory display, so store & exit.	(A) := (REGI) Bump resister index Set it. Gone too far? No, so exit. Yep, so wrap around to (SP) Set it risht this time
06-Sep-80	register display mode. = (DSPMOD) = DSPMOD	TO SO TO SO TO SO TO SO TO	alter modes	element.	an th an th an th an
MACRO-80 3.35	Enter register d (A) = (DSPMOD) (BC) = DSPMOD	A,2 DSPMOD (BC),A BC A (BC),A RCK A RCK A RCK A TSTREG	Tossle display / (A) = (DSPMOD) (BC) = DSPMOD DSPMOD 1 (BC),A	NEXT - Increment display ENTRY: (HL) = (ABUSS) (DE) = REGI INC HL JR Z,SAE In register mode.	REGI A, (DE) A, 2 (DE), A 16 C C C A (DE), A
<u> </u>	REGM	LD LD CEC CEC CEC CEC CEC CEC CEC CEC CEC CE	R\$W ENTRY: DEFL XOR LD RET	NEXT ENTRY: INC JR In rea	DEFL LD ADD LD CP CP XOK LD RET
anel Monitor′	an an an an an an	. REGM:	3 4 4	14 H X 15 15 15 15 15 15 15 15 15 15 15 15 15	ABÖRT:
/FPM/80 H8/DG-80 Front Panel /Monitor Task Subroutines./ 0144		0144 3E 02 2007 0146 02 0147 0B 0149 02 0149 02 0140 CD 03B0 0146 CD 03B0 014E FE 08 0150 D2 00D2 0153 C3 059B	2007 0156 EE 01 0158 02 0159 C9	015A 23 015B 28 D6	2005 015D 1A 015E C6 02 0160 12 0161 FE 10 0163 D8 0164 AF 0165 C9

PAGE	
08-Sep-80	
MACK0-80 3.35	
'FPM/80 H8/DG-80 Front Panel Monitor'	'Monitor Task Subroutines.'

1-25

lay element.		; Decrement memory address ; If memory display, so store & exit.		; ; (A) := (REGI)	<pre># Previous register index # Set it</pre>	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1	\$ Gone too far, set for (PC).	ין (עני דיי	isplay mode.		O = : (\(\frac{1}{2}\) :	3 Set display memory mode	; (BC) := DSPRUI ; Set all Periods on	* Point to address buss	, oo wel godress to display
LAST - Decrement display element.	(HL) = (ABUSS) (DE) = REGI	HL Z,SAE	In register mode.	REGI A,(DE)	2 (DE). A	NO.	A, 14	H () 10 10 10 10 10 10 10	Enter memory display mode.	(BC) = DSPMOD	A DSPMOD	(BC),A	BC),A	HL, ABUSS+1	TIMOUT
LAST - D	ENTRY:	DEC JR	In resis	1			95		MEMM - E	ENTRY:	XOR			9 2	te
E0 E1	s sp gp	LAST:	er-	*					an an	ip 8p	MEMM:				
		2B 28 C9			D6 02		3E 0E	63 C9			AF	02		21 2015	-
		0167 0168		2005 016A	016B	016E	016F	0172			0173	0174	0173	0177	

7	
06-Sep-80	
3,35	
MACRO-80	

06-Sep-80 PAGE 1-26				; (C) := 'IN' opcode ; Gobble up next instruction	; (C) := 'OUT' opcode ; (A) := Value ; (B) := Port address	<pre>; No interrupts, please ; Set up I/O instruction in RAM ; Do I/O</pre>	<pre>; Ok to interrupt now ; (H) := Value ; Go store & exit.</pre>		ep Functions′
MACRO-80 3.35	IN - Input data byte.	OUT - Outrut data byte.	(HL) = (ABUSS)	C,MI.IN MI.LXID	C,MI.OUT A,H B,L	(IOWRK), BC IOWRK	H,A SAE		'GO & Single Ster Functions'
<u> </u>	IN I) - TUO	ENTRY:	LD DEFB	999	C L DI	19 19 19 19 19 19 19 19 19 19 19 19 19 1	.LIST	SUBTTL PAGE
Monito	EL EL EL EL	8P 1	in En	 Z	0UT:				
<pre>'FPM/80 H8/DG-80 Front Panel Monitor' 'Monitor Task Subroutines.' 017D</pre>				017D OE DB 017F 11	0180 OE D3 0182 7C 0183 45				

, mode.		; Routine is in 'waste space'		Single Ster instruction.		15.	<pre>† Disable interrupts until right time † Point to CTLFLG † Reset Single Step Bit</pre>	address, fake (SP), and all user registers	?REG. <af.af.bc.de.hl.iy.ix> ?REG</af.af.bc.de.hl.iy.ix>					1900 over 0		3 Arm Single Step interrupt	; destore user:s row ; OK to interupt now	; Go do user's instruction		Function Key Processor	; Go to real routine	'Cassette Load Routines'
GO ∽ Return to user mode.	None	.00	•	Single Ster	None	SSTEP, X '0195'	HL,CTLFLG .4,(HL)	'return' addr	?REG, CAF, AF ?REG	AF AF	Н П	品	보다X	 	A, (CTLFLG)	(OP.CTL),A	Ļ		;	Function Ke	FUNCT.	'Cassette L
60 - Re	ENTRY:	چ م		SSTEP -	ENTRY:	TESTEG	DI LD RES	Clear 'r	IRP POP ENDM	P0P	POP 6		909 909 909	<u> </u>	9	TOO	F I	RET		FUNCT :	ᅙ	SUBTTL
un da da g	, er	:09		en en en	in in		SSTEP:	ar.												ar ar ar ar ar	FUNCT:	
										+ +	+ •	+ +	+ + +									
		C3 0033					F3 21 2009 CB A6			F1	1. 1. 2	វដ	E1 F0 E1 D0 E1		3A 2009	D3 F0	. E	63			C3 0461	
		0192					0195 0196 0199			019B	0190	019F	01A0 01A1 01A3	0.145	0196	0149	o1AC	01AD			OIAE	

Manitor′ MACRO-80 3.35 06-Sep-80 PAGE 1-28	;;; RMEM - Load memory from tape.	TESTEG RMEM, X'O1B1'	RMEM: LD HL,TPABT ; Set up error exit address. LD (TPERRX),HL ; ; JP LOAD ;	;; LOAD — Load memory from tape.	Read the next record from cassette tape using the load address in the tape record.	ENTRY: (HL) = Error exit address EXIT: User (PC) on stack set to entry address To caller if OK To error exit if tape errors detected.	TESTEG LOAD, X 01B7	@@WORK DEFL (X′100′-RT.MI)*256-256 ; @@WORK := - Required type and #	LOAD: LD BC, eeWORK ; (BC) := @eWORK	LDAO: CALL SRS LD L,A LLA EX DE.HL BC C ADD HL,BC LD A,H PUSH BC HL,BC LD A,H PUSH BC C AND C C C C C C C C C C C C C	
t Panel	an an		Σ. ••	94	1 AB AB	in in in in an		୭୭	ĭ	Z Z	
/FPM/80 H8/DG-80 Fron /Cassette Load Routines/ 0181			21 02A4 22 2019						01 FE00	CD 02B5 6F 00 00 00 7C C5 C5 F5 7F B5 02 C2 0285 CD 02D5 B1 032A D1 71 23 70 CD 02D5 6F 02 CD 02D5	
'FPM/80 'Cassett O1B1			01B1 01B4					FEOO	0187	0188 0100 0100 0100 0100 0100 0100 0100	

PAGE 1-29	Store it Set ABUSS for display Point to next loc'n Decrement count	See it more to do Yes	; Check tare checksum		(A) := File type byte (BC) := - Last type, last #	All done Go turn off tape. else, read another record.	
06-Sep-80	50 gp 10 gp 15	T AR AR	EP		48 45 48	10 IV	Routines
MACRO-80 3.35	(HL),A (ABUSS),HL HL DE	H,D E NZ,LOA1	стс	Read next block	AF BC	C,TFT LOAO	. 'Cassette Dump Routines'
Panel Monitor'	ECC INC	385	CALL	; Read n	POP POP RLCA	₽ ₽	SUBTTL. PAGE
FPM/80 H8/DG-80 Front Panel Monitor' Cassette Load Routines'	77 22 2014 23 18	/H B3 C2 01E2	CD 027A		F1 07	DA 025B C3 01BA	
/FPM/80 /Casset1	01E5 01E6 01E9 01EA	01EE 01EC	01F0		01F3 01F4 01F5	01F6 01F9	

-80 PAGE 1-30			; Set up error exit		cassette tape.	s of dump of dump s		<pre>; Set up tape control ; (A) := SYNC character ; (H) := No. of SYNC characters ; Write SYNC</pre>	; One less to do ; If not done	; (A) := STX character ; Write 'Start of Text' ; (U) := 6	. ti -	; (HL) := @@WORK ; Write header ;	Star	us	; ; (HL) := Count ; Write count		; ! Locate (PC) on stack ;	; ; (HL) := Contents of (PC)
MACRG-80 3.35 06-Sep-80	WMEM - Dump memory to tape.	TESTEG WMEM, X O1FC	LD HL, TPABT LD (TPERRX), HL	DUMP - Dump memory to tape.	Dump specified memory ranse to	ENTRY: (START) = Start address of (ABUSS) = End address of (PC) = Entry address EXIT: To caller	TESTEG DUMP,X'0202'	LD A,UCI.TE OUT (OP.TPC),A LD A,SYN LD H,32 CALL WNB		LD A.A.STX CALL WNB	ابر		_		SBC A,D SBC A,D CALL WNP		PUSH DE CALL LRA. LD A.(HL)	
ont Panel Monitor's	20 EV 20 20	•	WHEM.	en en en		n 10 40 10 40	•	DUMP: 1			GEWORK: 1		- -	· 				
/FPM/80 H8/DG-80 Front Pan /Cassette Dump Routines/ 01FC			01FC 21 02A4 01FF 22 2019					0202 3E 01 0204 D3 F9 0206 3E 16 0208 26 20 020A CD 0314					EB SA SA SA SA SA SA SA SA SA SA SA SA SA	0228 7D 0229 93 022A 6F		8 8 8 8		

PAGE 1-31	Write entry address (HL) := Address (DE) := Count	Get a byte Write it Set ABUSS for display Point to next byte Decrement count Is (DE) = 0? No, do some more.		Get CRC Write it.				Get a O Send it.	
06-Ser-80	th an th an	EP gp EP gp EP gp EP gp		an an		er/recorder.		89- EN	orn Routine'
MACRO-80 3.35	WNP DE DE WNP P	A, (HL) WNB (ABUSS), HL HL DE A, D E N, D E NZ, WME2	CRC.	HL, (CRCSUM) WNP WNP TFT	TFT - Turn off tape.	ĕ	1FT,X'025B'	A (OP.TPC),A	. 'Front Panel Horn Routine'
}	CALL POP CALL	CALL CALL INC UBEC OR	Write	CALL CALL CALL	TFT -	Stor t	TESTEO	XOR OUT	SUBTTL PAGE
DG-80 Front Panel Monitor' Routines'		WME2:	gr	10	EP EP EP EP	er.		TFT:	
- H8/ Dump	CD 030F E1 D1 CD 030F	7E CD 0314 22 2014 23 1B 7A C2 0244		2A 2017 CD 030F CD 030F				AF D3 F9	
/FPM/80 /Cassette	023C 023F 0240 0241	0245 0245 0248 0248 0240 0240 0246		0252 0255 0258 0258				025B 025C	

; (HL) := CTLFLG ; Restore old CTLFLG value

L, LOW(CTLFLG)

(H,),E

gee

2E 09 73 D1 E1

0274 0276 0277 0278 0278 'Casette Tape Processins Subroutines'

SUBTTL PAGE

027A

- Verify checksum.	Tape just before CRC. To caller if Ok. To TPERR if bad. A,F,H,L	CTC, X'027A'	RNP HL,(CRCSUM) # A.H L Return if Ob.	ERR	- Process tape error.	Display error number in low byte of (ABUSS)	<pre>number is even, don't allow '#' number is odd, allow '#'</pre>	(A) = Error number	TPERR, X'0285'	(ABUSS),A ; (B) := Code B,A ; (B) := Code TFT ; Stop tape.	return (if parity error)	MI.ANI ; Fall through with 'C' clear A,B ;	; Return if Ok.	flash error number.	C.ALARM
CTC - V	ENTRY: EXIT: USES:	TESTEQ	R C C C C C C C C C C C C C C C C C C C	98	TPERR -	Display	If error If error	ENTRY:	TESTEG	LD CALL	Is '#',	07 70	RRCA RET	Веер &	CALL CALL IN CP CP CP CP CP CP CP
an an an ar	. In sa 15 an		cTC:	EP-	an an an a	r th s	n hr en s	ir er		TPERR:	ar.	TER3:		an.	TER1:
			027A CD 02D5 027D 2A 2017 0280 7C 0281 B5	0283 3E 01						0285 32 2014 0288 47 0289 CD 025B		028C E6 028D 78	028E OF 028F D8		0290 DC 025E 0293 CD 02AA 0296 DB F0 0298 FE 2F 029A CA 028D 029D 3A 201C 02AO 1F 02A1 C3 0290

Casette 02A4 02A5 02A7 02AA	Casette Tape Processins Subroutines/ Casette Tape Processins Subroutines/ C2A4 AF C2A5 D3 F9 C2A7 C3 C0D2 \$\frac{1}{2}\f	TPXIT:		35 load load ser f cormal inot stat if '	or dump. or dump. dumpins, and the '*' key is pressed. i (A) i= 0 i Turn off the tape. i Sound the alarm & bail out. evpad entry. If so, take exit. '*'. us *' is depressed. i Is it '*'?	÷ ÷
02AE 02B0 02B1 02B4	DB F9 C0 2A 2019 E9		į,	A, (IP.TPC) NZ HL, (TPERX) (HL)	; Read tape status ; If not '*', return with status ; (HL) := Error exit address ; Go to (TPERRX)	status is
			1			

SRS - Scan record start.	SRS reads bytes from the tape until it recosnizes the start of a record.	This requires at least 10 SYNC characters & 1 STX character.	The CRC is then initialized.	EXIT: Tape positioned (and moving) (CRCSUM) = 0 (DE) = Header bytes (HA) = Record count USES: A,F,D,E,H,L	TESTEG SRS, X'OZB5'	D,0 H,D f,H);=0 L,D	CALL RNB ; Read a byte INC D ; Count 1 SYNC character CP A.SYN ; Now see if it really was SYNC JP Z.SRS2 ; Yee, do it again	A.STX ; Was it a STX? NZ,SRS1 ; NoPe, start over.	A,10 ; Did we set at least 10 SYNCs? D ; NoPe start over.	LD (CRCSUM), HL ; Clear CRC CALL RNP ; Read leader LD D, H ; (DE) := Header LD E, A ; Read count	PAGE
φ.	SRC	<u></u>	<u>-</u>		TE	srs: srs1: LD LD	SRS2: CAL INC CP CP	유	384	#2052 •	λ
						02B5 16 00 02B5 16 00 02B7 62 02B8 6A	02B9 CD 02D9 02BC 14 02BD FE 16 02BF CA 02B9	02C2 FE 02 02C4 C2 02B5	02C7 3E 0A 02C9 BA 02CA D2 02B5	02CD 22 2017 02D0 CD 02D5 02D3 54 02D4 5F	

::: RNP - Read next Pair.	RNP reads the next 2 bytes from the cassette tape.	ENTRY: None EXIT: (HA) = Byte Pair USES: A,F,H	TESTEG RNP,X'O2D5'	RNP: CALL RNB ; Read a byte LD H,A ; (H):= 1st byte ; JP RNB ; Get 2nd byte	;;; KNB - Read next byte.	RNB reads a single byte from cassette tape. The CRC is updated for the character.	ENTRY: None EXIT: (A) := Character USES: A,F	TESTEG RNB,X'02D9'	RNB: LD A,UCI.RO+UCI.ER+UCI.RE ; Turn on reader for next byte OUT (OP.TPC),A ;	RNB1: CALL TPXIT ; Check for '*' & read status AND USR.RR ; Receiver ready? JP Z,RNB1 ; No IN A,(IP,TPD) ; Read a byte
10-			TES			RNE	ENT EXI	TES		
				CD 02D9					34 F9	02AA 02 02DD F8
0205				02DS CD 02D8 67					02D9 3E 02DB D3	0200 02E0 E6 02E2 CA 02E5 DB

PAGE

MACRO-80 3.35

^
ш
Ñ
0

cy Check	rom the Polynomial:		ksum is a division remainder, a checksumed can be verified by running the data through running the Previously obtained checksum The resultant checksum should be O.	checksum		<pre>; (B) := Bit count ; Get Current CRC</pre>	If not to XDR Decrement bit count Set new CRC	
CRC - Compute Cyclic Redundancy Check CRC computes a CRC checksum from the	CRC computes a CRC checksum from the polynomial:	$(X + 1) * (X^15 + X + 1)$	Since the checksum is a division remainder, edata sequence can be verified by running the CRC, and then running the previously obtained through CRC. The resultant checksum should t	ENTRY: (CRCSUM) = Current ch. (A) = Byte EXIT: (CRCSUM) UPdated (A) Unchanged USES: F	TESTEG CRC, X'02E7'	PUSH BC LD B,8 PUSH HL LD HL,(CRCSUM)	RLCA LD 6,1 ADD 6,4 LD 6,1 LD 1,4 LD 6,4 RLA 6,4 NC, CRC2 JP NC, CRC2 LD 6,1 LD 7,8 LD 6,1 LD 6,1 LD 7,8 LD 6,1 LD 6,1 LD 7,8 LD 6,1 LD 6,1 LD 6,1 LD 6,1 RET 6,1 RET 7,8	PAGE
en en en					F	CRC:	CRC2:	
						02E7 C5 02E8 06 08 02EA E5 02EB 2A 2017	02EE 07 02F0 7D 02F1 87 02F2 6F 02F3 7C 02F4 17 02F5 67 02F6 17 02F7 A9 02F9 D2 0304 02F7 C 02F9 D2 0304 02F9 0F 02F9 0F 03F9 0F 03F	

06-Sep-80 PAGE 1-38			WNP writes the next two bytes to cassette tape.			<pre>; (A) := 1st byte ; Write it. ; (A) := 2nd byte ; Go write it</pre>		to cassette tape.			<pre>\$ Save byte \$ Check for '*' & get tape status \$ Transmitter ready? \$ No, wait. \$ Enable transmitter \$ Get byte back \$ Send it \$ Now go compute CRC & return.</pre>
MACRO-80 3.35		WNP - Write next pair.	writes the next two	<pre>Y: (HL) = Bytes : Bytes written : A,F</pre>	EQ WNP, X'O3OF'	A,H WNB A,L WNB	- Write next byte.	WNB writes the next byte to cassette tape.	Y: (A) = Byte : None : F	EQ WNB, X'0314'	AF TPXIT USR.TR Z,WNB1 A,UCI.ER+UCI.TE (OP.TPC),A AF (OP.TPD),A
nitor′ es′		**	MNM	ENTRY: EXIT: USES:	TESTEQ	P: CALL	an N	MNB (ENTRY: EXIT: USES:	TESTEQ	WNB1: CALL AND LP LD COUT PUCP OUT
<pre>/FPM/80 H8/DG-80 Front Panel Monitor/ /Casette Tape Processins Subroutines/</pre>		er er	er tr	in En En En		7C WNP: CD 0314 7D ;	14 m	ar sr	er in en in		F5 WNB1 CD O2AA WNB1 E6 01 CA 0315 3E 11 D3 F9 F1 D3 F8 C3 02E7
/FPM/80 /Casett	030F					030F 0310 0313					0314 0315 0318 0318 0310 0321 0322 0322

'Miscellaneous Subroutines'

SUBTTL. PAGE

- Locate resister address.	LRA locates a register on the monitor's stack.	RY: None T: (A) = Register index (HL) = Storage address S: A,F,D,E,H,L	A,(REGI)	ORD - Input 16 Bit Address from Keypad	INWORD reads a 16 bit address from the front panel keypad $\&$ stores it at ((HL)).	<pre>RY: (HL) := Address to store 16 bit value T: To (RET) if Ok To ERROR if bad digit entered. S: A,F,D,E,H,L</pre>	TEG INWORD, X'0332'	L INBYTE ; Get 1st byte ;	YTE – Input 8 Bit Byte from Keypad	INBYTE reads an 8 bit value from the front panel keypad $\&$ stores it at ((HL)).	RY: (HL) = Address of byte to hold value. T: To (RET) if all Ok. To ERROR if error. S: A,F,D,E,H,L	TEQ INBYTE, X'0336'	DE,HL. HL,.MFLAG ; Save (HL) in (DE) HL,.MFLAG ; Point at "MFLAG 3,(HL) ; Is hex mode set? DE,HL ; Put (HL) back Z,IOB ; In octal mode, so to it.
LRA	LRA	ENTRY: EXIT: USES:	9999	INWORD	INWC	ENTRY: EXIT: USES:	TESTEG	CALL	INBYTE	INBYTE it at	ENTRY: EXIT: USES:	TESTEQ	EX SETT SETT SETT SETT SETT SETT SETT SE
HP EP EP	EP- gy	n iir an iir an	LRA:	EP EP EP S	₽ 8₽ 1	P EP EN EP AN		INWORD:	2P 3	P BP gp 1	n en an en		INBYTE:
			3A 2005 5F 16 00 2A 201D 19 C9					CD 0336 2B					EB 21 2008 CB 5E EB CA 043B
			0327 032A 032B 032D 0330 0331					0332 0335					0336 0337 0336 0330 0330

06-Sep-80 PAGE 1-40		; 2 disits Per hex byte ; Read a disit ; Be sure 'C' is clear ; Rotate disit into Place ; Decrement count & loop if not O ; Clear alter mode ; 30 ms ; *bip*	nt panel display iss of LED refresh area pattern to force on bars or periods	t address	<pre>; Save (HL) ; (HL) := (.MFLAG) ; Check for HEX or S/OCTAL display ; Put (HL) back like we found it ; Go display HEX</pre>	3	<pre># Save (DE) # (D) #= Pase address of DODA # (B) #= Number of disits</pre>	; Shift it left 3 times ;; Shift ; ;; Shift	70 PC -	Patt	; Go finish up. nel Displays'
MACRO-80 3.35	hexadecimal byte	B,2 NC,RCK A IHB1 NGALTR A,30/2 HGRN	Decode for front Pane) (HL) = Address of LE) (C) = YOR' Pattern (A) = Value	1,0,×	HL L'LOW(,MFLAG) 3,(HL) HL ODSPLY NZ,DHFX	Z, DHEX	DE D, DODA/256 B, 3	m	AF X 07 / X 1 mil month	E,A A,(DE) C X/7F/ C	OCTAL2 'Update Front Panel Displays'
)	Input h	CALL AND RLD BJNZ CALL LD	DFD - E ENTRY:	EXIT: USES: TESTEQ	PUSH LD BIT PUP IF	ELSE JP ENDC	- PUSH LD LD	REPT RLA ENDM RLA	RLA RLA PUSH AND	S S S S S S S S S S S S S S S S S S S	JR SUBTTL PAGE
Monitor	I F	IHB: IHBI:	80	en en	DFD:		DOCTAL:	OCTAL1:			
H8/DG-80 Front Panel aneous Subroutines								+	+ +		
H8/DG- eous Su		06 02 04 03B0 47 6D 6F 10 F8 01 0459 3E 0F 03 0260			E5 2E 08 CB 5E E1		D5 16 03 06 03	17	17 17 F5 E6 07	55 57 18 18 18 18 18 18	18 6E
'FPM/80 H8/ 'Miscellaneous		0340 0342 0345 0346 0348 0348 0346			0352 0353 0355 0357	0000	035B 035C 035E	0360	0361 0362 0364 0364	0368 0369 036A 036B	036E

```
Get register Pattern from table by ...
adding the register offset from LRA
                                                                                                          Make sure 'C' is clear
See if in register mode
If not get address mode
If in memory mode don't get register
Get register address
                                                                                                                                                                                           Set Pattern on stack and set back
                                                                                                                                                                                                 register address with 'C' clear
Load into (H:L) from memory
                                                                   Test if display update wanted
           UFD is called by the clock interrupt processor when it is time to update the display contents. This is done every 32 interrupts, or about 32 times a second.
                                                                                      Done ...
Get the dots for update
Get to display mode
                                                                               Rotate the little dots
                                                                                                                                                                               (L) for easier use
                                                                                                                                           Save for later use
                                                                                                                                                                 and load into
                                                                          If not
UFD - UPdate front panel display.
                                       (HL) = TICCNT
                                                                               L, LOW (DSPROT)
                                                                                                                       HL,(ABUSS)
Z,UFD1
                                                                                                                                                 HL, DSPA
HL, DE
A, (HL)
                                                                                                                                                                                     L,A
(SP),HL
                                                                                                                                                                                                                     H, (HL)
L,A
                                                                                             C, (H,)
                                                                                                                                                                             H, (뉴)
                                                                                                                                                                                                        A, (HL)
                                                                                                                 1, (HC)
                                               None
                                                                                                                                     LRA
                                                                                      (H)
                                                                  1,B
                                                     E
                                       ENTRY:
                                             EXIT:
USES:
                                                                                      Ľ.D.
27·
                                                                                                                 4E
2014
12
0327
                                                                                                                                                  OSFE
                                                                               88
```

06-Sep-80 PAGE 1-42		; Save 'C' flas for mode ; Swap to (DE) for display	; Point to LED'S	; Decode hish byte	; Decode low byte	••	; Get back flass	; If in memory mode set the data	; Yur, in memory store and return	; Get prime marker for resister sets	# Get register Pattern back	3 Store it	9 Get back LED address for Prime mark	f Incrememnt past register pattern		; Store it and
MACRO-80 3.35		AF DE, HL	HL, ALEDS	A,D nFn	ъ.	DFD	AF	A, (DE)	Z, DFD	TALT	(SP), HL	(DLEDS), HL	뉟	로	土	(HL),A
nel Monitor		UFD1: PUSH	E	LD CAL	9	CALL	POP	Ę	<u></u>	CALL	БX	ĽD	POP	INC	INC	P
/FPM/80 H8/DG-80 Front Panel Monitor' 'Update Front Panel Displays'		ស្ន	21 200B	~		CD 0352		14	_	CD 058E		22 2011		23	23	77
/FPM/80 /UPdate	0393	0393	0395	0398	0390	0390	0340	03A1	0392	03A4	03A7	03A8	O3AB	OBAC	O3AD	OSAE

Return

'Read Console Kerpad'

SUBTTL PAGE

RET

ည

OBAF

03B0	

;;; RCK - Read front Panel keypad.	RCK is called to read a kerstroke from the front panel kerpad. RCK performs de-bouncins, and auto-repeat. A *BIP* is sounded uhen a value is accepted.	Keypad values:	1111 1110 -	1111 1100 =	1111 1000 -	1111 0110 -	1111 0100 -	0000	1110	1100 1111 -	1010 1111 -	1111	0100 1111 -	- 1111 0000	ENTRY: None	EXIT: To caller wh	(A)	 . I	. 4	t ភេ	! -91	1 00	10 -	11 1 /B/	1 27 1 27 1 29 1 39 1 39 1	1 14 1	i	TESTEG RCK, X'03B0'	로	FUSH BC ; Wait 200 ms LD HL,RCKA ; Wait 200 ms	RCK1: IN A,(IP,PAD) ; Input Pad value	
																													E5	US OE OA 21 2016	DB FO	
																													0380	03B2 03B4 03B4	0387	

1-44			times	: €	
PAGE	(B) == Value Wait 20 ms Have a change Wait (C) rycles		UPdate (RCKA) Hit 'O' - '7' Rotate right 4 times ; Rotate	Rotate Rotate Rotate Rotate No hit at all . (B) != Code 4 ms Make *BIP* Get value into	ne'
06-Sep-30	th an th an th an th ar	•	20 40 40 40 40 40 40 40 40 40 40 40 40 40	EN	OCTAL Routi
MACRO-80 3.35	B, A A, 20/2 DLY A, B (HL) NZ, RCK2 C NZ, RCK1	¥	(HL),A X^FE^ NC,RCK3 4	NC, RCK1 B,A A,4/2 HORN A,B X'OF' BC HL	'Remainder of DOCTAL Routine'
ž		Have a	LD XOR RRCA JR REPT RRCA	RECA RRCA RRCA CALL CALL CALL RET	SUBTTL PAGE
1 Monito		40-	RCK2:	RCK3:	1
ont Pane				+ + + +	
'FPM/80 H8/DG-80 Front Panel Monitor' 'Read Console Keypad'	47 3E 0A CD 002B 78 BE 20 03 00 F1		77 EE FE 0F 30 06	0F 0F 0F 0F 30 E5 30 E5 47 3E 02 CD 0260 78 E6 0F C1	
/FFM/80 - /Read Con	03B9 03BA 03BC 03BF 03C0 03C1 03C1		03C6 03C7 03C9 03CA	03CC 03CC 03CC 03CC 03D3 03D3 03D8 03D8 03DC	

OBDE

; Set Pattern into Place ; Point to next Pattern Place ; Rotate Pattern ; Get our value back ; One less digit to do. ; If not O digits left ; Restore (DE)

(HL), A HL C RF AF B NZ, OCTAL1 DE

OCTAL2: LD
INC
RLC
POP
DEC
JP
POP
RET

77 23 CB 01 F1 05 05 05 05

03DE 03DF 03EO 03E2 03E3 03E4 03E7

'Front Panel Segment Patterns'

SUBTTL PAGE

.LIST

MACRO-80 3.35

Patterns'
nt Panel Sesment Patterns'

1-46

PAGE			SP AFF BC BC AFF IX AFF BC Bis Play
08		** ** ** ** ** ** ** ** ** ** ** ** **	۷
MACRO-80 3.35 06-Ser-80	ry segment coding: 7654 32101 6 2 1 2 10 5 3 14 7	to 7 Segment Patterns 1 DODA, X'O3EE' 00000001B 0110011B 0110010B 01100100B 00110010B 00110010B 00100000B 0010000B 0010000B 0010000B 0010000B 0010000B 0010000B 00001100B 00001100B	to 7-Sesment Patter 1001100010100100100B 1000111001001000010B 10001101100100100B 1000111110010010B 1010001011110011B 1001001011110011B 11001110100111000B
	Display Byte = 7	0ctal	Resister DEFW DEFW DEFW DEFW DEFW DEFW SUBTTL PAGE
Monitor'	an an an	; DODA:	DSPA:
- H8/DG-80 Front Panel nel Sesment Patterns'		01 822 824 924 900 900 100 100	98A4 9C90 8D86 8CC2 8F92 A2F3 92F3 CE98
/FPM/80 H /Front Panel 03EE		03EE 03EE 03F1 03F2 03F3 03F4 03F8 03F8 03F8 03F7 03F8	03FE 0400 0402 0404 0408 0408 0400

1-47	
PAGE	

	<pre># Save (DE) # (D) := Page address of DODA # (B) := No. of digits # Blank out 1st digit of 3 # Bump Pointer, accordingly.</pre>	<pre>; Rotate left 4 times ;; Rotate ;; Rotate ;; Rotate</pre>	<pre>## Rotate ## Save value on stack</pre>	<pre># Remove hish order NIBBLE # Index into DODA # (DE) := Address of disit pattern # (A) := Pattern byte # Force pattern</pre>	<pre>\$ Set disit into memory \$ Point to next disit place \$ Rotate force pattern \$ Get the value back</pre>	; Decrement count & do more ; Restore (DE) ; All done.
DHEX - Called from DFD	H DE D, DODA/256 B, 2 (HL), X/FF/ HL	4	A A H		X / 7F / C / HL) , A HL O C	2
;;; DHE	DHEX: PUSH LD LD LD LD	DHEX1: REPT RLCA ENDM + RLCA + RLCA	+ RLCA + RLCA PUSH	AND ADD LD LD XOR	AND XOR LD INC RLC	DUNZ POP POP RET SUBT:
040E	040E D5 040F 16 03 0411 06 02 0413 36 FF	_		85 T T 1 A 8	0422 E6 7F 0424 A9 0425 77 0426 23 0427 CB 01	

PAGE 1-48		- Check for hexadecimal display mode.	is called from the executive monitor loop.	Save value & status Get user options flas Hex mode set?	No, set out.		Get value back Set 'C' Done.	Get value & status back Return with PSW unaltered		3 disits per octal byte Read a disit	Was it a ker from 0 - 7? No, refuse it!	Save value Shift over 3 bits	Remove low digit of old value 'OR' in this digit Replace value Decrement count & repeat	
06-Sep-80		al disp	ecutive	45 4F	21-	ar-	60 MP 60	10 10		#P- #P-	27. SP		h an in an in as	•
		adecim	the ex						ð					
0 3,35		or hex	from	AG)					al byte		œ		go Bo	
MACRO-80		- Check f	is called	AF A, (.MFLAG) UO.HEX	ODSPLY Z,NHEX	NZ, NHEX	AF	A H	Input octal	B,3 NC,RCK	8 NC,ERROR	E,A A,(HL)	11111000B E (HL),A IGB1 A,30/2	HORN
		CKHEX .	CKHEX	PUSH LD AND	IF GR ELSE	JR ENDC	SCF SCF RET	POP RET	108	LD CALL	유	LD RLCA RLCA	D C OR D C C C C C C C C C C C C C C C C C C	JP PAGE
Panel Monitor		2P 4P 2P (en en	CKHEX:				NHEX:	45 45 45	IOB: IOB1:				
H8/DG-80 Front Panel Input Routines'				2008 08						03 03B0	08 00D2			0920
H8/I out F				F5 3A 20 E6 08	28 03		F1 37 09	F.0		06 03 D4 03	FE 08 D2 001	5F 07 07	27 E6 F8 B3 77 10 ED	
					.4									
/FPM/80 /Keypad	042E			042E 042F 0432	0434		0436 0437 0438	0439 043A		043B 043D	0440 0442	0445 0446 0447 0447	0440 0440 0440 0440 0440	0452

06-Sep-80

BADALT - Entered when trying to alter (SP)

80 BD

\$ Save (HL) on stack
Mode is in DSPMOD
Clear alter bit
Restore (HL)
Done (wasn't that easy?)

'Front Panel "FUNCTIUN" Processor'

SUBTTL PAGE

; Clear alter mode & beer. ; Set up 'return' address

HL, ERROR HL NOALTR

BADALT: LD PUSH ;

21 00D2 E5

0455 0458

NUALTH - Clear alter mode

2P 2P

HL HL,DSPMOD O,(HL) HL

NOALTR: PUSH LD RES POP RET

E5 21 2007 CB 86 E1 C9

0459 045A 045D 045F 0460

7FPM/80 H8/DG-80 Front 0461	FPM/80 H8/DG-80 Front Panel Monitor Front Panel "FUNCTION" Processor O461 32 2006 O463 32 2006 O466 CD 0380 O466 EF 04 O468 DZ 00D2 O471 32 2006 O474 F1 O475 F5 O476 30 O476 30 O476 30 O476 30 O476 30 O477 21 O478 85 O478 95 O478 95 O478 048 O489 0480 O489 0480 O489 0480	FUNCT. ENTRY: EXIT: CALL CP CA	MACRO-80 3.35 O6-Sep- Function key processor NONE If valid function, To Processor (A) = Index If error, To ERROR. A,01110111B (DSPROT),A RCK NUMFUN NC,ERROR A,-1 (DSPROT),A AF A,-1 (HL) H, (HL) BOOTUP BOOTUP BSP XDISPL XCHGR	O an	Rotate LEDS Get function key Only valid functions Wrons entry, so compl Save index Stor rotatins Save index * 2 (HL) := Function tabl	Rotate LEDS Get function key Only valid functions allowed Wrons entry, so complain. Save index Stop rotatins Save index again (A) := index * 2 (HL) := Function table address (HL) := (HL) + (OA) Get low byte address of processor Get hish byte (HL) := Processor address (A) := index Get low byte address of processor Get hish byte (HL) := Processor through (HL) HDOS Bootstrap Hex / S. Octal Display Indexed Display through Register Swap Primary & Alternate Registers
0004	NUMFUN	NLIST .LIST EQU SUBTTL PAGE	(\$-FNTBL)/2 'Function Processing	; Number of		defined functions

Display of Memory through Register or Memory	A,(DSPMOD) ; Get display mode byte DM.RR ; Register display? Z,XDMEM ; No, go index display through memory.	LRA E.(HL) ; Get low half of address HL ; H. ; Hish half of address (ABUSS), DE ; (ABUSS)) := Contents of register A GET a zero in (A) ; Set memory display mode ; All done.	HL,(ABUSS) ; Get memory address we're lookins at HLIHL ; Get value Pointed to by (HL) (ABUSS),HL ; Set memory address ; Done	Swap alternate register set with primary register set on stack.	HL, (REGPTR) HL HL HL HL HL HL HL, SP SP, HL HL, SP HL, SP	EGPTR) ; Point
	A, (DSPM DM.RR Z, XDMEM	LRA E, (HL) HL D, (HL) (ABUSS) A (DSPMOI	HL, (A) HLIHL (ABUS)	- Swap Prim	구	₩.
Indexed	LD AR JR	CALL LD LD CA RET	CALL CALL RET	XCHGR	DI LD LD LD LD POP POP PUSH PUSH PUSH PUSH PUSH PUSH PUSH PUS	2
86- 86- 86- 86-	XDISPL:	,	х рмем:	en en en en en	XCHGR:	
	3A 2007 E6 02 28 0F	CD 0327 5E 23 56 ED 53 2014 AF 32 2007 C9	2A 2014 CD 0596 22 2014 C9		·	2A 201D
	048D 0490 0492	0494 0497 0498 0498 0497 0497 0497	0483 0486 0489 0480	•	0446 0466 0483 0483 0483 0484 0484 0486 0487 0463 0463 0463 0463 0463 0463 0463 0465	0401

0 PAGE 1-52	Move up to end of resisters; (HL) := ((REGPTR)) + 9; (DE) := To, (HL) := From; (BC) := Lensth of move (8 bytes); (BC) := Lensth of move (8 bytes); Set new resisters onto stack; Ok to interrupt now.	Sets	<pre>\$ Swap BC, DE, HL \$ Swap PSW \$ Save PSW \$ (A) := "MFLAG \$ Tossle resisters bit \$ Store new value \$ Restore AF</pre>		; Get .MFLAG ; Tossle bit ; Replace with new values
06-Sep-80		: Resister :d		d Display	
MACRO-80 3.35	BC,9 H, BC DE, H C,8	- Actual Swap of Register Sets (,MFLAG) Updated	AF, AF′ AF A, (.MFLAG) UO.ALT (.MFLAG), A AF	Toggle Hex / Octal Display	A,(.MFLAG) UO.HEX (.MFLAG),A
<u>}</u>	LD ADD EX LD LD EI RET	XCHGR.	EXX EXX LD XOR LD POP RET	DSP -	LD XOR LD RET PAGE
Monitor		4P 8P 4P 8P 8P	XCHGR.:	en en	DSP:
<pre>/FPM/80 H8/DG-80 Front Panel /Function Processins Routines/</pre>	04D4 01 0009 04D7 09 04D8 EB 04D9 0E 08 04DB ED B8 04DD FB		04DF D9 04E0 08 04E1 F5 04E2 3A 2008 04E5 EE 20 04E7 32 2008 04EA F1 04EB C9		04EC 3A 2008 04EF EE 08 04F1 32 2008 04F4 C9

.

04F5

BOOTUP - Boot HDOS

1P 6P 1P

<pre># Entry into boot code # Stack address # Disk constants table</pre>	σ	System RAM wor Work area leng	; Disk unit number	* No interrupts		; Set new stack	-	; ; Copy Disk Constants		! Get a zero in (A)	; RAM work area	4F 25	; Zero it.			Request clock interrupts Set proper hoof device		· ·	; Uo to boot code.		, LOS
X/1F2D/ X/2280/ X/2048/ X/1F5A/	X 0058 X 2048	X/20A0/ X/001F/	X′2131′	700 00TL 0 00TL00 00 V	(CTLFLG),A	SP, 2STACK	DE, 2D, CON	HL,?BOOTA	•	Œ	HL, 2D, RAM (HL), A	DE, 2D, RAM+1 BC, 2DBAM1	4		HL, MFLAG	0, (HL) (2IOINI),A	(X′7F′),A		/BUU!		'Real Time Clock Processor'
?BOOT	_		PIOUNI EQU	BOOTUP: DI	25	95	e	LDIR		XOX	99	95	LDIR	NLIST LIST	מק	SET	OUT	ģ	<u>,</u>	LIST.	SUBTTL PAUE
1F2D 2280 2048 1F5A	0058 2048	20A0 001F	2131		3 2	31	11	0504 21 1F5A 0507 ED B0	Į.	0509 AF	050A 21 20A0 050D 77	= 5	0514 ED BO		21		051E D3 7F 0520 3C	{	USZI CS IFZD		

<pre>;;; SYSCLK - UPdate System clock ; This routine is called from SIM to keep up the system ; clock. Exit will have (HL) := .MFLAG</pre>	; The clock is stored at a location Pointed to by CLKPTR, in the following format:	(CLKPTR-4) - Hours (0 - 23) (CLKPTR-3) - Minutes (0 - 59) (CLKPTR-1) - Seconds (0 - 59) (CLKPTR-1) - Msec/2 (CLKPTR+1) - Clock timing constant This value contains the number of tics which will occur in 1 second. It may be altered at the descretion of the user to compensate for disk I/O, etc.	<pre>i If RAM is not present at the initial location set up by this monitor (X'0804'), the user may move it by merely changing the address in CLKPTR to the desired location. </pre>	NOTE: When the clock reaches midnisht (24:00:00.000), the date as maintained by HDOS is incremented. No checks are made for the date before OR after it is incremented, thus strange things may appear at the end of a month.	SYSCLK: PUSH HL ; Save .MFLAG CALL SYSCK1 ; Do the routine POP HL ; Restore it all LD D,O ; Restore (D) to O RET ; To caller	SYSCK1: LD
					0524 E5 0525 CD 052C 0528 E1 0529 16 00 052B C9	052C 2A 203B 052F 2B 0530 E5 0531 CD 0596 0534 23 0537 73 0538 23 0538 23 0538 23 0537 0536 E1 0596 0541 D0 0544 2B

MACRO-80 3,35 06-8eP-80	
/FPM/80 H8/DG-80 Front Panel Monitor'	'Real Time Clock Processor'

1-55

PAGE

Now Pointing at seconds (A) := reference 60 (B) := 2 , (C) := 0 Bump the counter See if new value Nope Lero the count Bump the hours now See if too high Is it? Nope Lero it Now its tomorrow Is it too bis? Now meet it Now meet it Is it too bis? Now meet it Set it to 0	<pre># Kill return address # Set it up for CUI1 # Get hardware control flas # Send it # See if user wants clock. itor Subroutines</pre>
(HL), A HL H, 60 BC, X'200' (HL) (HL) (HL) CLKTST (HL) CLKTST (HL) A, 24 (HL) CLKTST (HL) CLKTST (HL) A, 24 (HL) CLKTST (HL) CLKTST (HL) A, 24 (HL) CLKTST (HL) CCKTST (HL) CCKTST (HL) CCKTST (HL) CCCKT (HL) CCCKT (HL) CCCKT (HL) CCCKT (HL) CCCKT (HL) CCCKT (HL) CCCKT (HL) CCCKT (HL) CCCKT (HL) CCCCKT (HL) CCCCKT (HL) CCCCCKT (HL) CCCCCC (HL) CCCCCC (HL) CCCCCC (HL) CCCCCC (HL) CCCCCCCC (HL) CCCCC (HL) CCCCC (HL) CCCCC (HL) CCCCC (HL) CCCCC (HL) CCCCC (HL) CCCCC (HL) CCCCC (HL) CCCCC (HL) CCCCC (HC) CCCCC (HC) CCCCC (HC) CCCCC (HC) CCCCC (HC) CCCCC (HC) CCCCC (HC) CCCC (HC) CCCC (HC) CCCC (HC) CCCC (HC) CCCC (HC) CCCC (HC) CCCC (HC) CCCC (HC) (HC)	HL BC, MFLAG A, (CTLFLG) GOP.CTL), A CUII See if us Miscellaneous Monitor Subroutines
CLKTST: LD CLKTST: INC CP	CLKFIN: POP LD LD CUT ; JP SUBTTL POF
77 28 36 37 37 38 38 39 30 30 30 31 32 32 33 36 36 36 37 38	E1 01 2008 3A 2009 D3 F0
0545 0544 0547 0547 0546 0546 0553 0554 0554 0557 0558 0557 0558 0557 0558 0557 0557	0569 056A 056D 0570

'FPM/80 H8/DG-80 Front Panel Monitor'	MACRO-80 3.35	06-Sep-8(
'Miscellaneous Monitor Subroutines'		

PAGE 1-56		interrupt processins.	user wants to process the routine is called.	Make reference (A) := "MFLAG	Check bit O for user processing If specified, call user's routine Return		interrupt.	000000000000000000000000000000000000000	Disable the interrupt	Set the new flas values	Are we in monitor mode? Ver. set there.			Set new flas values		• v.		Get .MFLAG Alternate registers? Rotate bit into Place for disPlay Make it 'on' and the rest 'off'	, (HL).	Get low byte	Get hish byte
06-Sep-80		rrupt PI	the user his routi	Th gr	en en		ል ተ ሞ		, en 1	in en	EP- 47	· ap-		ar ,	en an	alternate registers		to to to to	throus	SP g	n th
3.35 06		user inte	see if t If so, h				ster keturn From single									ernate			ndirect		
MACRO-80 3.		Check for	CUI1 is called to s clock interrupt. I	.MFLAG A,(BC)	C,UIVEC INTXIT	•	- Single to here f		(OP.CTL),A	CIETEG (DE),A	CB.MTL N7.NTR	UIVEC+3		(CTLFLG), A	HL INTXIT	Test for		A, (.MFLAG) UO.ALT	- Load (HL) indirect through (HL).	A, (HL)	H, (뉴)
,		CUI1 -	CUII i	DEFL	RRCA CALL JP	1 1 1	Sirkin	3	io:	ב ה ה	A di	i S	SST1	9	를 구 -	TALT -		LD AND RLCA CPL RET	HLIHL	G I	<u> </u>
1 Monitor ines′		EP EP EP E	n th an	cui:			ib ab ab ib	STOOTA		•			en to to	SST1:		87- 67- 87- 61	•	TALT:	EN EN	HLIHL:	
H8/DG-80 Front Panel Monitor' aneous Monitor Subroutines'					πÆ						7:	: 01		60	Æ			∞			
- H8/DG neous M				O.	oF DC 201F C3 007A				D3 F0	12	E6 20			32 2009	E1 C3 007A			3A 2008 E6 20 07 2F C9		7E	24 24 24
/FPM/80 H8/DG-80 Fro /Miscellaneous Monitor	0572			2008	0573 0574 0577			0570	0570	2009 057E	057F	0584		0587	058A 058B			058E 0591 0593 0594 0595		0596	0598

MACRO-80 3.35	
'FPM/80 H8/DG-80 Front Panel Monitor'	'Miscellaneous Monitor Subroutines'

\$ Set low byte in Place.

L,A

a F

65 59

0599 059A

1-57

PAGE

08-Sep-80

TSTREG - TSTREG tests for (PC) or (IY) display and returns the proper value. This is done to keep the (PC) on key '6' for compatibility with PAM/8.	REG A A A A A A A A A A A A A A A A A A A	 Set Interrupt Mode. is called every clock interrupt to insure that the refrectly set agrees with that which is cated in .MFLAG. 	A,(IR); Get value for (I)I,A; Set it.HLMFLAG; Get the flas2,(HL); See if clock is wanted.Z,SYSCLK; Yes, do it.6,(HL); See if no clock wanted.M.Z.CLKFIN; See if no clock wanted.A,(HL); See if no clock wanted.G,IMI; See if no clock wanted.Mo.IMI; See if no clock wanted.HO.IMI; Make either IMO or IMI opcode.B,A; Set into (B)C,HIGH(Z.IMO); Set high byte of instruction into (C)(IOWRK), BC; Put the whole thing into memory andIOWRK; so execute it	Initialize monitor stack, Cassette USART, NMI and IMI vectors, & Real Time Clock. X/0804' ; Address of default timer constant	HL SP.HL ; High Memory address SP.HL HL.FPMCLK ; Put the clock in 1st 5 bytes (CLKPTR).HL ; of available address space.
TSTREG - T: returns the the (PC) or CP 5	F. F.	SIM - Set Interrupt SIM is called every interrupt mode curre indicated in .MFLAG.	LD A, (IR LD I, A LD I, A LD I, A BIT 2, (H CALL 2, 8YS CALL C, CH CO C, (H CO C, HIG	INIT2 - In	DEC H. SP, H. LD H., FP LD (CLKP
TSTREG: C		an an an an an an an an	E C	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	INIT2: I
	26 05 20 02 05 05 05 05 05 05 05 05 05 05 05 05 05		3A 203A ED 47 21 2008 CB 56 CC 0524 CB 76 20 AC 7E E6 10 F6 46 47 OF ED C3 2002		05CC 2B 05CD F9 05CE 21 0804 05D1 22 203B
0598	0598 0598 0598 0598 0598 0595 0598 0598		05AC 05AF 05B1 05B4 05B8 05BB 05BB 05C0 05C2 05C2 05C3	0804	(((

80 PAGE 1-58	<pre># 500 tics in a second (2ms / tic) # Set it for our clock # Set initial (PC) address # Set our /return' address # Set our /return' address</pre>	; Set 8 bits, no Parity, 1 stop, 16X ; Done.	<pre># 'KETN' instruction. # Set for NMI. # 'KET' instruction # Set for IM1.</pre>	00:00:00:00	<pre># Do 5 bytes # at clock Pointer # Gonna zero it backwards # Start it off ((B) has a zero)</pre>		for NMI entry.	<pre># (HL) := Address of user's (SP) # Put it on stack as 'resister' # Now finish up.</pre>	17 interrupt.	<pre># Save (AF) # Get _MFLAG # See if IM1 is set # IM1, so do it.</pre>	<pre>; Get PSW back ; Go to user's level 7 routine</pre>	; Get PSW back ; Call user's IM1 routine. ; No interrupts for the clock ; Now do it. ; All done.
MACRO-80 3.35 06-Sep-80	HL, —500 (FPMCLK+1), HL HL, BOOTUP HL ML, ERROR HL	A,UMI.1B+UMI.L8+UMI.16X (OP.TPC),A	HL,Z.RETN (UIVEC+24),HL A,MI.RET (UIVEC+21),A	the clock to a	C,5 HL,(CLKPTR) D,H E,L DE (HL),B	SAVALL	- Called to allow space	HL,14 HL,SP HL DE,CTLFLG SAVALR	- Check for IM1 on a level	AF A,(.MFLAG) UG.IM1 NZ,IMOD1.	AF UIVEC+18	AF UIVEC+21 08
/FPM/80 H8/DG-80 Front Panel Monitor' /Miscellaneous Monitor Subroutines'	HSnd CT HSnd CT CT CT CT CT	TΩ OUT	9999	; Initialize		LDDR	;;; SAVALX	SAVALX: LD ADD PUSH LD LD	;;; IMUD1 ·	IMOD1: PUSH LD AND JR	POP 9D	IMOD1.: POP CALL DI RST RET
	21 FEOC 22 0805 21 04F5 E5 00D2 E5	3E 4E . D3 F9	21 45ED 22 2037 3E C9 32 2034		OE 05 2A 203B 5A 5D 1B 70	ED 88 C3 005A		21 000E 39 E5 11 2009 C3 006A		F5 3A 2008 E6 10 20 04	F1 C3 2031	F1 CD 2034 CF C9
/FPM/80 /Miscel	0504 0507 0508 0500 0506 0 3E1	C5E2 05E4	05E6 05E9 05EC 05EE		05F1 05F3 05F6 05F7 05F8	05FC 05FC		05FF 0602 0603 0604 0607		060A 060B 060E 0610	0612 0613	0616 0617 0618 0618 0610

-

•

/FPM/80 H8/UG-80 Front Panel Monitor' MACRO-80 3.35 06-Sep-80	
Front	
08-90	
H8/	,
l	+0
/FPM/80	Constants

SUBTTL 'Constants'

1-59

PAGE

АМ.	dex		; Must be EXACTLY 2K (2048 bytes)
and used in R	; 'RET' opcode ; Resister index ; DSPROT ; DSPMOD ; •MFLAG ; CTLFLG		; Must be EX
I/O routines to be copied into and used in RAM.	MI.RET 14 0 2 0 0	*, X ′ 700 ′	\$ (?END-?START),X'0800' 'RAM Cell Definitions'
1/0 reu	0678 0678 0678 0678 0678	LIST TESTEG :	EQU TESTEQ SUBTTL PAGE
2P 2P 3P 3P	PRSROM		PEND
	00000000000000000000000000000000000000		
	061D 061E 061F 0620 0621 0622		0A6D′

ŏ	
MACRO-80 3.35	
Monitor/	
Panel	
30 Front	.suo1
- H8/DG-8	Definit
/FPM/80 H8/DG-80 Front Panel Monitor	KHI CEL

PAGE 1-60		the front Panel monitor.		Dump starting address Input/Cutput work area The following cells initialized from (RET) opcode	Index of register under display Period flag byte Display mode	User options flas See UG.XXX bits described at front.	Front Panel control bits. Refresh index (O to 7) End of ROM initialized area	Front panel LED display area Six LEDs for address Three LEDs for data	Address buss (memory under display) RCK save area CRC checksum Tape error exit address Clock 2 ms counter	Register contents pointer	User interrupt vectors Jump to clock processor Jump to single step processor Jump to I/O 3. (HDOS console) Jump to I/O 4.	Jump to I/O 6. Jump to I/O 7. (HDOS SCALL routine) Jump to Interrupt Mode I routine Jump to NMI routine	Storase for (I) resister	Pointer to clock area	Unused bytes	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
06-Ser-80		are used by		944	TI TE	រ៉ាំ ស	 г.	T S F	485.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.	, R	54444	5555 ****	* St	. P	•	- S
MACRO-80 3.35		followins locations	X/2000/	ପ୍ୟ⊕⊶	ਜਜਜ	ī	1 1 \$-PRSRAM	# 40 ጠ	N=NNN	8	# ጣጣጣጣጣ	ოოოო	1	7	ო	*, X'2040'
		The foll	. PHASE	DEFS DEFS EQU DEFS	DEFS DEFS DEFS	DEFS	DEFS DEFS EQU	EQU DEFS DEFS	DEFS DEFS DEFS DEFS DEFS	DEFS	EQU DEFS DEFS DEFS DEFS UEFS	DEFS DEFS DEFS DEFS	DEFS	DEFS	DEFS	TESTEQ
Monitor'		an an an		START: IOWRK: PRSRAM	REGI: DSPROT: DSPMOD:	. MFLAG:	CTLFLG: REFIND: PRSL	FPLEDS ALEDS: DLEDS:	ABUSS: RCKA: CRCSUM: TPERRX: TICCNT:	REGPTR:	UIVEC		IR:	CLKPTR:		
/FPM/80 H8/DG-80 Front Panel Monitor/ /RAM Cell Definitions/					•											
/FPM/8	0A6D'			2000 2002 2004 2004	2005 2006 2007	2008	2009 200A 0007	200B 200B 2011	2014 2016 2017 2017 2019	201D	201F 2022 2025 2025 2028 2028	202E 2031 2034 2037	203A	203B	203D	

MACRO-80 3.35 06-\$eP-80 'FPM/80 -- H8/DG-80 Front Panel Monitor'
'RAM Cell Definitions'

1-61

PAGE

DEFB

8

OAAD

CPYROM END

S. Carrie

/FPM/80 --- H8/DG-80 Front Panel Monitor/ /RAM Cell Definitions/

TESTEG SCALL NLIST Macros: FILL

0052	0021	0127	0030	001F	007A	0166	200B	0000	0030	0070	0000	203E	02E7	027A 0004	0352	002B	0003	03FE	0000	0000	0461	0800	06.15	0000	8000	0028	0882 00F0	0052	0187	0076 0076	0011	0065	011D	03DE	OOFO	00F8	0007	2016	2010	0205	0001	0000 0500	0.289
2MH7	CTLC	PKINI PAD2	% K	PERAMIL	SVLOOP	ABORT	ALEUS RANK1	BDROM	BOARD3	BOARD7	CB. RIL	CLKPTR	CRC	CTC CTC	DFD	다	DM. RW	DSPA	FALSE	FPMADR	FUNCT.	H17LEN LENO	IMONI	INITO	INI	INTS	I P P P I	IXITI	LOAD	MI I	MI.LXI	MTR1	MTRA	OCTAL2	OP.DIG	OP. TPD	PRSL Pry	7 80.KA	REGPTR	RNP	RT.MI	OHVHLL OTM	SRS2
B000	9000	0123	0058	20A0	2131 008C	0016	1020 1000 1000	0012	0020	0000	00.00 04.00 0.00	0569	,I0000	2017	0000	2011	0002	04EC	2020	200B	OIAE	1800	04040	003B	0500	0020	2007 2007	203A	01E2	032/ 00F6	903A	00E4	0137	0360	OOFO	00F9	015A'	0700	0144	0200	0003	7,00	02B5
1	CONST	APLAN PAD1	?BOOTL	OD RAM	V. ERR	A.SYN	ALAKM BANKO	BCDV	BOARD2	BOARD6		CLKFIN	CPYROM	CRCSUM	DCROM	DLEDS	DM. RR	0.5P	EXIT	FPLEDS	FUNCT	H17ADR	IMORI	INI	INITZ	INT4	TOWER	IR	LOA1	MI. ANT	MI.LDA	MTR	MTR6	OCTAL1	OP.CIL	OP. TPC	PLWAIT D∉u	γ.χ. Α.Δ.	REGM	RNB1	RT.CT	STONON	SRS1
2005	0007	0008 0092'	1F5A	2048	0.260	0002	2014	8000	0010	0050	9000	9000	0081	0304	0572	0416	0001	03EE	2008 001B	0485	0200	9000 0000	0340	9880	004F	0018	0038 0430	00F8	01BA	0173	0030	6000	0129	000	O1EA	00F1	0548	0366	2005	0209	0002	0166	02B5
ı	.cLRC0	.LUADU	?B00TA	20, CON	SSTART	A.STX	ABUSS RADALT	BANKS	BOARD1	BOARDS	BFKCR 001	CLK4	CLOCK	CRC2	CUI	DHEX 1	DM. MW	DODA		FNTE	FPMLEN	9C.	THRI	INBYTE	INITIA	E L	INI INB	IP. TPD	LOAO	LUCLY MEMM MEMM	MI. INC	MI.RET	MTRU	NUMPLON	OKMSG	OP. SEG	PCREG	FRONCE BCK2	REGI	RNB	RT.BP	SAVAL	SRS
1946	0038	0000	1F2D	005A′	2280	8101	02597	000	0000	0040	04F0	009D	054C	02EE	2009	040E	0000	035B	2000 00D2	047F	0804	0192	0340	0170	0046	0010	0030 043B	00F9	0167	0000	00DB	0003	0106	0459	FFFF	003F	0180	2004 0387	200A	01B1	0800	0000	0400
Symbols:	. 4MHZ	SCIN	?B00T	2C.52	STACK	GEWORK	ABIMSG	BANK2	BOARDO	BOARD4	#0010P	C K S S S S S S S S S S S S S S S S S S	CLKŤST	CRG1	CTLFLG	DHEX	DM.MR	DOCTAL	ERROR	FNC.	FPMCLK	1 200 1	THE	Z	INITI	INTZ	101 101	IP. TPC	LAST	MASTER	MI.IM	MI.OUT	MTR4	NOALTR	ODSPLY	OP. RAM	OUT	PCK1	REFIND	RMEM	ROMDIS	SAVA! R	SINCR

ທ

. MACRO-80 3.35

7

'FPM/80 H8/DG-80 Front Panel Monitor'	MACR0-80 3.35	06-Sep-80	PAGE	0 1
'RAM Cell Definitions'				

2000	0524	0220	201B	OZAA	0002	000	0002	000	8000	0020	0080	0050	0004	01797	OIFC	0400	ED46	
START	SYSCLK	TER1	TICCNT	TFXIT	UCI.IE	UCI.TE	UMI, 16	UMI.64	UMI.L7	UC.ALT	UO.HLT	USR. FE	USR. TE	VERIFY	MMEM	XCHGR	Z.IMO	
0060	052C	058E	025B	2019	0010	0020	201F	0000	0004	0020	8000	4000	0005	0001	0244	OSÓF	04A3	
STACK	SYSCK1	TALT	TFT	TPERRX	UCI.ER	UCI.RO	UIVEC	UMI.2B	UMI.L6	UMI.PE	UO. HEX	UO.RCK	USR. RR	VER	WME2	JN3	XDMEM	
0195	0002	6000	05A5	0285	059B	0004	0393	0001	0000	0010	0002	0040	8000	0220/	020A	0315	048D	
SSTEP	SUBV	TAB	TES1R1	TPERR	TSTREG	UCI.RE	UFD1	UMI. 1X	UMI,L5	UMI. PA	no. DDU	CO. NFR	USR.PE	V. ERR	WME1	WNB1	XDISPL	
0587	057A	0000	0280	02A4	FFFF	0040	0320	0040	0800	2000	0001	0010	0010	0001	OICE	0314	04DF	45ED
SST1	STPRTN	SYSINI	TER3	TPABT	TRUE	UCI.IR	UFD	UMI.1B	UMI.HB	UMI.L8	S CLK	UO. IM1	USR. OE	USR. TR	VWAIT	MNR	XCHGR.	Z.RETN

No Fatal error(s)

1

TIME PROGRAM FOR DG ZSO MONITOR CLOCK

INTRODUCTION

<

٠,

THE Z-80 FRONT PANEL HAS INCLUBED A SOFTWARE CLOCK OPERATING OFF THE 2 MS CLOCK INTERUPTS. USING THIS FUNCTION IT IS POSSIBLE FOR THIS PROGRAM TO DISPLAY THE TIME, SET THE TIME OR, CONTINUALLY SHOW THE TIME. THE FORMAT FOR THE COMMAND IS: COPYRIGHT 1980, BY D-G ELECTRONIC DEVELOPMENTS >TIME ; TO SHOW THE TIME >TIME HH:MM:SS; TO ALTER THE TIME >TIME / ; TO SHOW TIME CONTINUOUS -- TO EXIT <CTRL-D> ALSO, FOR USERS OF HDOS VERSIONS 1.5 AND 1.6, THIS FILE MAY BE USED AS A PROLOGUE FILE. IF USED IN THIS MANNER, THE PROGRAM WILL ASK FOR THE TIME FROM THE USER. ATTENTION SHOULD BE PAID TO HOW THE CLOCK IS MOVED FROM WHEREVER IT IS TO THE BOTTOM OF HDOS'S STACK AREA. D-G ELECTRONIC DEVELOPMENTS COMPANY THIS PROGRAM IS COMPATABLE WITH HDOS UP TO VERSION 1.6 DENISON, TEXAS 75020 POST OFFICE BOX 1124 1827 SOUTH ARMSTRONG DAVID CAROLL WRITTEN BY : $\begin{smallmatrix} 0.485 & 0.00$

...,

CONSTANTS

CLOCK POINTER ADDRESS USER ORG AREA SYSTEM CALLS TO HDOS STACK AREA ORG BOTTOM OF THE STACK AREA FRONT PANEL MODE BYTE UNPACK DECIMAL DIGITS ROUTINE LOAD (HL) THROUGH (HL)	D BELOW MAY BE USED TO SPEED UP OR SLOCK. CLOCK CONSTANT FOR TIMING SACII DATE NUMBER OF CHARACTERS IN DATE CONSOLE TYPE TEXT ROUTINE COMPARE ROUTINE COMPARE ROUTINE CHANGE THIS TO FALSE IF NOT USING H19	START THE TIME PROGRAM GET THE NAME USED FOR US TEST IT AND PROMPT IF PROLOGUE CLEAR (HL) TO RECEIVE SP GOT STACK SEE IF ANY COMMAND SEE IF ANY COMMAND SEE IF A COMMAND LINE DISPLAY THE TIME DISPLAY THE TIME COOK AGAIN A SPACE COOK AGAIN ANULL SAVE IT
040073A 042200A 0 1 6 54Q 042200A 041150A 040010A 030211A 030211A	THE CONSTANT DESCRIBED BELOW MAY BE SLOW DOWN THE SYSTEM CLOCK. EQU	USERFWA * IF USED AS PROLOGUE B, DEF A, -1 -1 -1 -1 -1 -NAME H, 0 SP A, #STACK L DSPLAY A, # A BSPLAY A BSPLAY A TIMPTR
	SLOW EQU EQU EQU EQU EQU EQU	ORG EQU SEE I LXI LXI LXI CALL CALL CALL CALL CAL UX UX UX UX UX UX UX UX UX UX UX UX UX
CLKPTR USERFWA EXIT SCIN CONSL ONNEL STACK	** CONST S.DATE DATE.L #TYPTX #COMP TRUE FALSE	N A K A K A K A K A K A K A K A K A K A
84 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	652 653 653 653 653 653 653 653 653 653 653	88 88 88 88 88 88 88 88 88 88 88 88 88
		041 342 043 076 377 054 315 162 040 000 000 071 071 076 200 275 042 176 043 312 275 042 267 042 053 042 043
040.073 042.200 000.000 000.001 000.054 042.200 041.150 040.010 031.157 030.211	376.016 040.277 000.011 031.136 030.060 000.000 377.377	042.200 042.200 042.200 042.200 042.210 042.212 042.221 042.221 042.223 042.223 042.233 042.233 042.233

CLOCK
280 MONITOR CLOCK
08Z
ğ
 FOR
TIME PROGRAM FOR DG CONSTANTS

50 L90 F7	; SEE IF '/' ; IS IT ; DO CONTINUOUS DISPLAY ; DISABLE THE CLOCK ; DISABLE THE CLOCK ; SET	SET NOW CLEA AND AND RESE DISP		; LDIR INSTRUCTION ; GET THE CLOCK POINTER ; POINT TO HOURS ; GOT IT	; GET HOURS ; 2 CHARACTERS ; SAVE THE POINTER ; POINT TO FIRST MESSAGE ; UNPACK ; BUMP PAST ?: <	# BUMP THAT # GET VALUE # BUMP FOR SECONDS # 2 MORE CHARACTERS # DO 2 MORE # BUMP PAST 2ND /:/	; SWAP BACK TO THE STACK ; GET SECONDS ; GET THAT ; POINT TO ASCII BUFFER AGAIN ; UNPACK EM ; BUMP AGAIN	
	A,M /// CGNT H,.MFLAG A,00100000B M	SETTIM H,.MFLAG A,11011111B M	DSPLAY1 A .EXIT H.S. DATE D, OURDAT B. DATE	3550,2600 ; L CLKPTR ; G D,-4 ; P D ; G	C,α A,2 H,HRS \$UDD	н С,М Н,2 #UDD	C,M H, A,2 \$∪BD	*HLIHL H H B A,3 H *UDD
	MOV JZ LXI MVI ORA	CALL LXI MVI ANA MOV EQU		DB LHLD LXI DAD DECODE	MOV MVI FUSH LXI CALL INX	MOX MOX MOX MOX MOX MOX MOX MOX MOX MOX	XTHL MOV MVI XTHL CALL	XTH. CALL DAD POS MVI POP CALL
	SETENT	DSPLAY	DSPLAY1	* * :	*			
	28 4 8 8 9 7 6 7 6 9 7 6 9 7 6 9 9 9 9 9 9 9 9 9	288 100 101 102 103	104 105 106 107 108 1109	111111111111111111111111111111111111111	118 119 120 121 122 123	126 126 127 128 129 130	132 133 134 135 137 137	1399 1440 1443 1444 1444 1464
	176 376 057 312 037 043 041 010 040 076 040 166	315 257 043 041 010 040 076 337 246 167			116 076 002 345 041 021 043 315 157 031 043	043 116 043 076 002 343 315 157 031 043	343 116 043 076 002 343 315 157 031	343 315 211 030 051 345 301 076 003 341 315 157 031
S NH S	042, 246 042, 247 042, 251 042, 254 042, 257 042, 261	042,263 042,263 042,271 042,273 042,274	042,275 042,300 042,301 042,303 042,303	042,314 042,316 042,321 042,324	042,325 042,326 042,330 042,331 042,334 042,337	042.341 042.341 042.343 042.344 042.346	042,353 042,354 042,355 042,356 042,360 042,361	042.365 042.365 042.371 042.372 042.373 042.374 042.374

STRING		/ 12120 1 TERMINATOR VALUE 1 TO CALLER		; SHOW TIME CONTINOUS	<pre># SET UP IN CHARACTER MODE # GET INTO CHARACTER MODE</pre>		SPT IT UP		34,1/02,75*+2002	* PRINT TIME * GET A CHARACTER	NOPE	; <ctrl-d></ctrl-d>	; START OVER	; TRY AGAIN		5' ; TURN CURSOR BACK ON	# GIVE A NEW LINE	# ALL DONE	. INPUT A DECIMAL BYTE SET UP A STARTER GET A CHARACTER ALL DONE THIS TIME MASK TO DECIMAL RANGE SAVE IT GET OLD VALUE TIMES 4 TIMES 4 TIMES 5 TIMES 5 TIMES 10
NOW PRINT OUT THE ST	\$TYPTX	/DD-MMM-YY / /HH:MM:SS:MMM-,212Q *-1 ; T	CONTINIOUS MODE	*	A,I.CSLMD B,CSL.CHR	C,B	A,2150 TFRM	H19CRT #TYPTX	٠.	DSPLAY1 SCIN	CONTI	4 H19CRT	CONT	CONTI	#TYPTX H1970FT	0338,1718,75	2120	EXIT.	** GETCHAR 1,70 C,7A A,8 B B C
NOW PR	CALL	08 08 EQU RET	CONTIN	EQU	MVI MVI	MOV SCAL	MVI	CALL	ENDIF	CALL	<u> </u> 9	O H	ZNZ	LNZ LNZ	CALL TE	DB	DB DB VOX	SCALL	EGU MVI RVI RC AND ADD ADD ADD ADD
* ;	* *	* OURDAT HRS TERM *	* * >	CONT						CONT1									DECIN.1
148	150	153 153 153 154 155	157	139	160 161	162 163	164	166	163 169	170	172	173 174	175	177	179	186	100 000 000 000	182	188 189 190 193 193 194 198 198 198
	002 315 136 031	005 104 104 055 021 110 110 072 035 311				110 377 oc	046 076 215 050 062 035 043	315 136	უ 9	315	070 332 063 043	376	075 302 037 043		100 315 136 031	103 033 171 065	106 212 107 257		112 112 006 000 114 315 135 043 117 330 120 346 017 , 122 117 123 170 124 200 125 207 126 200 130 201
	. 043.	049 049 049		043.	040 040	043.	049	000.000	940	043. 043.	043.070	040 000	043		043,100	040	043,106	049	043,112 043,112 043,114 043,117 043,120 043,123 043,124 043,125 043,125





; SET AS VALUE ; TRY AGAIN ; SAVE VALUE ; GET POINTER ; GET IT'S VALUE ; SEE IF NULL ; SAVE FOR NEXT TIME ; TO CALLER ; TO CALLER ; TO CALLER ; TEST IF GOOD ; NOPE NOT PROLOGUE ; SEE IF GOOD ; NOPE NOT PROLOGUE ; RESTORE STACK TIME?, ' +2000 ; SET IT UP	INPUT INPUT M,A BUMP POINTER INPUT CONTINE TO RELOCATE THE CLOCK TO THE OF THE STACK, AND SET THE TIMING CONTANT AS THE USER INPUT TIME. SET OUR TIME H,STACK, B+4 SAVE IT BUMP FOR SAVE D,CONST SAVE THE CONSTANT H M,D SAVE THE HOURS SAVE THE CONSTANT H M,D SAVE THE HOURS SAVE THE HOURS
MOV B.A ; SET JAYE SAVE LALD DECIN.1 ; TRY GET MOV A.M ; SEE JOE NO.1 ; SEE JOE NO.2 A.M ; SEE JOE NO.2 A.C	- AG
MOV MOV MOV MOV MOV MOV MOV MOV	SETTIM LEGULAND SETTIM LEGULAND SETTIM LEGULAND SHLD INX MOVE MOVE MOVE MOVE MOVE MOVE MOVE MOVE
GETCHAR NOINC ** TSTNAM INPUT	INPUT1 ***** SETTIM
2002 2002 2003 2003 2003 2003 2003 2003	7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
107 303 345 345 345 376 376 376 376 376 376 376 376	252 252 252 252 254 254 254 257 257 257 257 257 257 257 257 257 257
043.131 043.132 043.135 043.141 043.142 043.144 043.145 043.145 043.153 043.162 043.162 043.162 043.163 043.175 043.175 043.175 043.175 043.175 043.175 043.175 043.175	043.242 043.244 043.245 043.245 043.247 043.252 043.257 043.257 043.257 043.257 043.257 043.273

ហ

_

৩

8080 ASM V1.0	24-Sep-80

043.302 043 043.303 315 112 043.306 160 043.311 043 043.312 302 321 043.315 315 112 043.320 160 043.321 043	2 043 2 043 1 043 2 043	258 260 261 262 263 264 265	ZMS	INX CALL MOV CPI INX MOV INX XRA	H DECIN M,B M,B ZMS DECIN M,B H	; POINT TO MINUTES ; SEE IF SECONDS DESIRED ; POINT TO EM ; ELSE ZERO MILLISECONDS ; GET VALUE ; BUMP TO MILLI SECONDS ; CLEAR A
		268 269 270 271	į	MOV INX MOV RET	ζ ΤΈ C	; ZERO IT ; TO CALLER
000 000 120 122	2 117	272 274 276 276	TIMPTR PROLOG FNAME DEF	8888 0000	o ′PROLOGUE′,O 9 6	FOINTER AREA
000		278 279 280	BUFFR	EQU END	* BEGIN	; SCRATCH AREA

280 STATEMENTS 40699 BYTES FREE 0 ERRORS DETECTED





7

		229	146																																			010	47.0L			
		179	137		•												264								180													0.00 \$0.00	×707			
		167	130		185	0 0		233			249*		175				259			103=	170		275L		174		(757							0	277 220 220	007	200*	× × × × × × × × × × × × × × × × × × ×			
CLOCK	224	150	122	163	106	9 4	76	171	280	278=	112	251	159≖	172	161	110	256	202	276L	00 00	107=	1	222	203L	166	153L	160	264 240	20%L	152L	274L	103	241	247=	900	000	7 t 0	200	107 603	220=	89	266L
TIME PROGRAM FOR DG Z80 MONITOR CLOCK CROSS REFERENCE TABLE	60= 49=	59=	48=	43=	41=	47=	44=	42=	=69	231	39=	56≡	99	170L	1000 -	 85 85	189=	191L	74	82	104	#89 93 	73	191	- 62= - 1	121	:: 000 000	736 736	207	109	221	57=	94L	ος (ος (ე გ	1 1 7 S	1 401 1 1 401	*06	62=	77	40=	263
AM FOR DG FERENCE TA	030060	031136	031157	900000	000000	040010	000054	00000	042200	043361	040073	376016	043037	043063	000001	000011	043112	043114	043353	042275	042303	377377	043342	043135	000000	043021	000000	043252	043147	043005	043331	040277	042254	043257	042227	042200	041130	043327	000000	043162	042200	043321
TIME PROGR CROSS RE	#COMP	\$TYPTX	a an \$	CONST.	EXIT.	.MFLAG	. NAME	SCIN.	BEGIN	BUFFR	CLKPTR	CONST	CONT	CONTI	CSL, CHR	DATE.L	DECIN	DECIN. 1	DEF	DSPLAY	7	FALSE		GETCHAR	H19CRT	HRS 4 00 m	I.CSLMU	INPUT	NOINC	OURDAT	PROLOG	S.DATE	SETENT	SETTIM	SKP SKP SKP SKP SKP SKP SKP SKP SKP SKP	OTANCA OTANA	TERM	TIMPIR	TRUE	TSTNAM	USERFWA	SMZ

45783 BYTES FREE

