```
FPM/80 -- H8/DG-80 Front Panel Monitor
                                             MACRO-80 3.35 06-Sep-80
                                                                           PAGE
                                      NAME
                                             ('FPM80')
                                      TITLE 'FPM/80 -- H8/DG-80 Front Panel Monitor'
                                      SUBTTL Introduction.
                                      . XALL
                                      . Z80
                                                                   1 False
 0000
                              FALSE
                                      EQU
                                                                   : True condition
 FFFF
                              TRUE
                                      EQU
                                             NOT FALSE
                                      Conditional Assembly Parameters
                                      .LIST
 FFFF
                              ODSPLY EQU
                                              TRUE
                                                                    ! Default Display Mode is Octal
                                                                    : Return to monitor is "RTM-O"
 0000
                              RTMO
                                      EQU
                                             FALSE
 0001
                              VER
                                      EQU
                                                                    1 1st try.
 0002
                              SUBV
                                      EQU
                                             2
 0012
                              BCDV
                                      EQU
                                             (VER#16)+SUBV
                                                                    : BCD Version #
                                      IF1
                                      IFT
                                             ODSPLY
                                      .PRINTX - Default Display Mode is Octal -
                                      ELSE
                                      .PRINTX - Default Display Mode is Hexadecimal -
                                      ENDC
                                      IFF
                                             RTMO
                                      .PRINTX - RTM keypad Entry is 'RTM' -
```

.PRINTX - RTM Keypad Entry is 'RTM/0' -

ENDC

ENDC

00001

. COMMENT #

FPM/80 - Z80 Front Panel Monitor Program.

Written by:

Bill Parrott & David Carroll

Fort

D-G Electronic Developments Company Post Office Box 1124 1827 South Armstrons Denison, Texas 75020

Copyright 1980, by D-G Electronic Developments

Abstract:

This program resides in the low 1792 bytes of RAM beginning at address O of the HEATH H8 computer. Many routines used herein duplicate the functions of the original PAM/8 monitor. This version has been written to maintain complete compatibility with that monitor and applications which utilize its various functions. Because of the many capabilities found in the Z-80 CPU which are not present in the 8080, the way many of the tasks are performed has been revised to take advantage of the superior CPU. In addition, many functions & routines have been added to this montior to permit the user full Z-80 functionality from the front panel.

NOTE: All of the major PAM/8 entry points have been maintained to help ensure compatibility with existing software including the HDOS & CP/M operating systems.

Features:

Split Octal or Hexadecimal Display & Entry
Support for 4 MHz Operation
Support for Non-maskable interrupts
Support for Z80 Interrupt Mode 1
Display & Alter all primary & alternate CPU registers
Display & Alter index registers IX & IY
Display & Alter Interrupt Control Vector Register
Maintains all major PAM/8 entry points & functions
Maintains support for cassette tape
Supports hardware assisted 'Single Step' operation
User Real Time Clock in HH:MM:SS.mmm format.
Indexed display of memory through register and

indirect through memory contents.

Program ID:

Version 1.1 ROM Cyclic Redundancy Check = 10177

SUBTTL 'Interrupt Processing.'

'FPM/80 -- H8/DG-80 Front Panel Monitor'
Interrupt Processing.'

MACRO-80 3.35 06-Sep-80

PAGE 1-2

0000

. COMMENT

Interrupts

FPM/80. like PAM/8. processes all interrupts received in Interrupt Mode 0 & Interrupt Mode 1. In addition, the Z80 Non-maskable interrupt is processed by the monitor.

They are processed as follows:

Interrupt Mode O

RST USE

- O Master Clear. (Never used for I/O or Restart)
- Clock Interrupt. Normally processed by FPM/80, the user may by setting a bit in .MFLAG process the interrupt via a jump through the UIVEC table. Upon entry of the users routine, the stack contains:

```
(STACK+0) = Return address to FPM/80

(STACK+2) = (STACKPTR+18)

(STACK+4) = (AF)

(STACK+6) = (BC)

(STACK+8) = (DE)

(STACK+10) = (HL)

(STACK+12) = (IY)

(STACK+14) = (IX)

(STACK+16) = (PC)
```

The user's routine should return to the monitor after processing the interrupt via a 'RET', without enabling interrupts.

Single Step. Single step interrupts generated by the front panel hardware are processed by FPM/80. Any single step interrupt received when not in monitor mode causes a jump through UIVEC+3. Stack upon user routine entry contains:

```
(STACK+0) = (STACKPTR+16)

(STACK+2) = (AF)

(STACK+4) = (BC)

(STACK+6) = (DE)

(STACK+8) = (HL)

(STACK+10) = (IY)

(STACK+12) = (IX)

(STACK+14) = (PC)
```

The user's routine should handle it's own return from this interrupt.

The following interrupts are vectored directly through UIVEC. The user must set up a jump entry in the proper location in UIVEC before any of these interrupts may occur.

- 3 I/O 3. Causes a direct jump through UIVEC+6 (This vector is normally reserved for the console)
- 4 I/O 4. Causes a direct jump through UIVEC+9
- 5 I/O 5. Causes a direct jump through UIVEC+12
- 6 I/O 6. Causes a direct jump through UIVEC+15
- 7 I/O 7. Causes a conditional jump through UIVEC depending on the current interrupt mode. For interrupt mode O (8080 mode), a jump is made directly through UIVEC+18. For interrupt mode 1, the user's routine is called through UIVEC+21. Upon the user's return, the clock routine is called and the interrupt is exited.

Interrupt Mode 1

All interrupts received in this mode are vectored via a CALL instruction through UIVEC+21. Upon the user's return, the clock routine is called and the interrupt is exited.

NOTE:

The contents of UIVEC+21 are initialized to a RET instruction. If the user sets IM1, he should first be sure to install the appropriate vector pointing to his routine.

Non-maskable Interrupts

All Non-maskable interrupts are passed directly through UIVEC+24. Initially this vector is set to 'RETN' (Return from Non-maskable Interrupt).

SUBTTL 'Assembly Constants.'

| | Assembly Constants. | | | | | |
|--|---------------------|---------|----------------|----------------|------------------------|--------------------------------|
| 1 | 00001 | | | | | |
| 1 | | 1 | | | | |
| 1 | | 1 | Assemt | oly Constants | | |
| 1 | | 1 | | | | |
| 1 | | | | | | |
| OPFO OP_CTL EQU | | | 1/0 Pc | rts | | |
| OPF OP. SEC EQU X FD Segment select output port | OOFO | IP.PAD | EQU | X-FO | 1 | Keypad input port |
| OOF1 | OOFO | OP.CTL | EQU | X-Fo- | 1 | Front panel control output por |
| OOF1 OP.SEG EQU X'F1' 1 Segment select output port OOF9 IP.TPC EQU X'F9' 1 Tane control in OOF8 IP.TPD EQU X'F9' 1 Tane control out OOF8 IP.TPD EQU X'F8' 1 Tane data in OOF8 OP.RAM EQU X'SF' 1 DG-64D RAM/ROM Control Port I ASCII Characters 1 DG-64D RAM/ROM Control Port I A.SYN EQU X'3F' 1 SYNC Character O016 A.SYN EQU X'02' 1 STX Character I Front panel hardware control bits O020 CB.SPK EQU 10000000B 1 SyNC Character O040 CB.SPK EQU 10000000B 1 Ulock Interrupt Enable O010 CB.STI EQU 00100000B 1 Sync Character I Display Mode Flags (In DSPMDD) O000 DM.MR EQU 0 1 DSPMDD) O001 DM.RN EQU 1 Repair 1 Repair | OOFO | OP.DIG | EQU | X FO | 1 | Digit select output port |
| OPF OPF OPF CRU | | OP.SEG | EQU | X . L.T. | | Sepment select output port |
| OOF9 | 00F9 | IP. TPC | EQU | X-E9- | 1 | Tape control in |
| 1 | 00F9 | | EQU | X/F9/ | 1 | Tape control out |
| OOFS OP.TPD EQU X'FS' ! Tape data out OOSF OP.RAM EQU X'SF' ! DO-64D RAM/ROM Control Port I ASCII Characters OO16 A.SYN EQU X'16' ! SYNC Character OO02 A.STX EQU X'02' ! STX Character 1 Front Panel hardware control bits OO80 CB.SPK EQU 10000000B ! STATE Character OO20 CB.MTL EQU 01000000B ! Clock Interrupt Enable CB.SSI EQU 00100000B ! Monitor Light CB.SSI EQU 00010000B ! Single Step Interrupt Enable I Display Mode Flags (In DSPMOD) OO00 DM.MR EQU 0 ! Memory Write (alter) OO01 DM.RR EQU 2 ! Register Read OO01 DM.RR EQU 3 ! Register Write (alter) I Tape Equivalences OO01 RT.MI EQU 1 ! Record Type - Memory dump imas OO02 RT.BP EQU 2 ! Record Type - BASIC program | | | | | | |
| ASCII Characters | | OP. TPD | EQU | X F8" | | Tape data out |
| 0016 0002 A.SYN EQU X'16' | 003F | OP.RAM | EQU | X'3F' | 1 | DG-64D RAM/ROM Control Port |
| 1 | | 1 | ASCII | Characters | | |
| 1 | 0014 | A SVN | FOU | X - 1 6 - | | SYNC Character |
| 1 Front manel hardware control bits 0080 | | | | X-02- | | |
| CB.SPK | | | | | | |
| CB.SPK | | | | | STORY IN THE PROPERTY. | |
| CB.CLI | | 1 | Front | panel hardware | control bits | |
| CB.MTL | 0080 | CB. SPK | EQU | 10000000B | | |
| CB.SSI EQU 00010000B : Single Step Interrupt Enable : Display Mode Flags (In DSPMOD) 0000 | | | | | | |
| Display Mode Flass (In DSPMOD) DM.MR | | | | | | |
| ### Display Mode Flass (In DSPMOD) DM.MR | 0010 | CB.SSI | EQU | 00010000B | | Single Step Interrupt Enable |
| 0001 DM. MW EQU 1 1 Remory Write (alter) 0002 DM. RR EQU 2 1 Resister Read 0003 PM. RW EQU 3 1 Resister Write (alter) 1 Tape Equivalences 0001 RT. MI EQU 1 1 1 Record Type - Memory dump image of the property of the proper | | 1 | Disele | ay Mode Flags | (In DSPMOD) | |
| 0001 DM. MW EQU 1 1 Remory Write (alter) 0002 DM. RR EQU 2 1 Resister Read 0003 PM. RW EQU 3 1 Resister Write (alter) 1 Tape Equivalences 0001 RT. MI EQU 1 1 1 Record Type - Memory dump image of the property of the proper | 0000 | DM, MR | EQU | 0 | | Memory Read |
| 0002 DM.RR EQU 2 1 Resister Read 1 Resister Write (alter) 1 Tape Equivalences 0001 RT.MI EQU 1 1 1 Record Type - Memory dump image 1 Record Type - BASIC Program | | | 411,000,000 | 11.75 | | |
| 0003 DM.RW EQU 3 I Resister Write (alter) 1 Tape Equivalences 0001 RT.MI EQU 1 I Record Type - Memory dump image of the condition of the con | | DM. RR | EQU | 2 | | Remister Read |
| 0001 RT.MI EQU - 1 : Record Type - Memory dump imas 0002 RT.BP EQU 2 : Record Type - BASIC program | 0003 | , DM.RW | EQU | 3 | | Register Write (alter) |
| 0002 RT.BP EQU 2 1 Record Type - BASIC program | | 1 | Tare f | Equivalences | | |
| 0002 RT.BP EQU 2 1 Record Type - BASIC program | 0001 | DT HT | FOLL | 1 | | Record Type - Memory dump inch |
| [15] [15] [15] [15] [15] [15] [15] [15] | | | | | | |
| PARKET FAIR FAIR TARE - COMPLESSED FAIR | A 3 V (1) TO TO (1) | | 2007 (0.1) | | | |
| | | | www.comanners. | | | |

Machine Instructions

| FPM/80 H8/DG-80 Front Panel | Monitor | | MACRO-80 3.35 | 06-Sep-80 | PAGE 1-5 |
|-----------------------------|----------|----------------|---------------------|-----------|-----------------------------------|
| Assembly Constants. | | | | | |
| 0076 | MI.HLT | EQU | X-76- | 1 | Halt |
| 0076 | MI.RET | EQU | X C9 | 1 | Return |
| OODB | MI.IN | EQU | X DB | | Input |
| oops | MI.OUT | EQU | X - D3 - | 1 | Output |
| 003A | MI.LDA | EQU | X-3A- | | Load (A) Direct |
| | MI.ANI | EQU | X-E6- | - 1 | AND Immediate with (A) |
| 00E6 | MI.LXID | | X-11- | | Load Immediate Resister (DE) |
| 0011 | MI. INCA | | x - 3C - | i i | Increment (A) |
| 003C | HI. INCH | EGO | A 30 | | and emeric and |
| | 1 | 280 | Instructions | | |
| ED46 | Z.IMO | EQU | X ED46 | , | IMO (interrupt 0) |
| 4SED | Z.RETN | EQU | X 45ED | 1 | RETN (return from NMI) backwards |
| | 111 | liser | Option Bits. | | |
| | | 0241 | OPTION DITE. | | |
| | t | Thes | e bits are set in . | MFLAG | |
| 0080 | UO.HLT | EQU | 10000000B | 1 | Disable HLT processing by monitor |
| 0040 | UO.NFR | EQU | 01000000В | | No refresh of front panel |
| 0020 | UO.ALT | EQU | 00100000B | 1 | Alternate remisters are on stack |
| 0010 | UO.IM1 | EQU | 00010000B | 1 | Z80 Interrupt Mode 1 is set |
| 8000 | UO.HEX | EQU | 00001000B | 1 | Current display is Hexadecimal |
| 0004 | UO.RCK | EQU | 00000100B | 1 | Disable/enable real time clock |
| 0002 | UO. DDU | EQU | 00000010B | 3 | Disable display update |
| 0001 | UO.CLK | EQU | 00000001B | 1 | Allow user processing of clock |
| | | .119 | т | | |
| | | SUBT | TL '8251 USART BI | Definitio | ns. |
| | | 400 to 100 and | | | |

0040

0080

0000

0020

0010

0000

0004

0008

000C

0001

0002

0003

PAGE 1-7

| 111 | 8251 | USART Bit Definitions |
|--------|------|--------------------------|
| ŧ | Mode | Instruction Control Bits |
| UMI.1B | EQU | 010000008 |

: 1 Stop bit UMI.HB EQU 1000000008 : 1 1/2 Stop bits UMI.28 EQU 1100000008 1 2 Stop bits UMI.PE EQU @000000B ! Even parity UMI.PA EQU 00010000B : Use Parity UMI.LS EQU 00000000B 1 5 Bit characters UMI.L6 EQU 000001008 \$ 6 Bit characters UMI.L7 EQU 00001000B t 7 Bit characters UMI.LO EQU 00001100B t 8 Bit characters UMI.1X EQU 00000001B t Clock X I UMI.16X EQU 00000010B 1 Clock X 16 UMI.64X EQU 000000118 1 Clock X 64

Command Instruction Bits

| UCI.IR | EQU | 01000000B | I Internal reset |
|--------|-----|-----------|--------------------------|
| UCI.RU | EQU | 00100000B | 1 Reader-on control flas |
| UCI.ER | EQU | 00010000B | : Error reset |
| UCI.RE | EQU | 000001008 | t Receiver enable |
| UCI.IE | EQU | 00000010B | ; Enable interrupts flag |
| UCI.TE | EQU | 00000001B | f Transmitter enable |

: Status Read Commands

| USR.FE | EQU | 00100000B | 1 Framing error |
|---------|-----|-----------|--|
| USR. OE | EQU | 00010000B | t Overrun error |
| USR.PE | EQU | 00001000B | : Parity error |
| USR. TE | EQU | 00000100B | : Transmitter empty |
| USR.RR | EQU | 00000010B | : Receiver ready |
| USR. TR | EQU | 00000001B | t Transmitter ready |
| | | | T. T |

SUBTTL 'DG-64D Control Port Definitions' PAGE 'FPM/80 -- H8/D0-80 Front Panel Monitor' MACRO-80 3.35 06-Sep-80 PAGE 1-8 DG-64D Control Port Definitions 0000 111 Bit definitions for the DG-64D Bank Switching RAM Board 0080 ROMDIS EQU 10000000B : ROM Disable 0001 BANKO EQU 00000001B 1 Select Bank O (0 - 16K)0002 EQU BANK1 00000010B (16 - 32K): Select Bank 1 0004 BANK2 EQU 00000100B 1 Select Bank 2 (32 - 48K) 0008 **BANK3** EQU 00001000B 1 Select Bank 3 (48 - 64K) 0000 BOARDO EQU 00000000B Select Board O 0010 BOARD1 EQU 00010000B 0020 BOARD2 EQU 2 00100000B 0030 BOARD3 EQU 00110000B 3 0040 BOARD4 EQU 01000000B 4 0050 5 BOARD5 EQU 01010000B 0060 BOARD6 EQU 01100000B 6 0070 BOARD7 EQU 01110000B 7 NLIST .LIST

SUBTTL 'Monitor System Initialization Program' PAGE

(

'FPM/80 -- H8/DG-80 Front Panel Monitor' 'Monitor System Initialization Program'

MACRO-80 3.35 06-Sep-80

PAGE 1-10

026D

. PHASE 0

f Code is 100% relocatable!

.COMMENT #

H8/DG-80 Z-80 System Initialization Program.

This code comies the manel monitor (FPM/80) & the H17 disk code into low RAM. If DG-64D memory boards are in use, they should be addressed at I/O port X'3F' as this routine will finish by turning on all 64K on board #0 and disabling the CPU ROM. The system clock speed is also checked. and if necessary, the proper disk timing constants are altered for operation at 4 MHz.

| 1 1 | System Constant Definitions | |
|---|--|--|
| STACK H17ADR H17LEN FPMADR FPMLEN | EQU X 0900 C EQU X 1800 C EQU X 0800 C EQU X 0000 C | 1 Our stack area 1 Destination for H17 code 5 Size of H17 code 1 Destination for FPM/80 code 1 Size of FPM/80 code |
| | PAGE | |

| | | :/DG-80 Front Par :em Initializatio | | | MACRO-80 3.3 | 5 06-Sep-8 | O PAGE 1-11 |
|------|----|--|---------|--------|------------------------|--------------|---------------------------------|
| 0000 | | | | | | | |
| | | | 111 | Main C | ode | | |
| 0000 | | | SYSINIT | | | | |
| 0000 | FЗ | | | DI | | | Don't bother us, we're busy! |
| | | | 1 | Set RA | 1 to known sta | te on DG-64D | |
| | | | | | | | Turn on 1st 48K on board #0 |
| 0001 | 3E | | | LD | A. BOARDU+BAN | KO+BANK1+BAN | K2 |
| 0003 | D3 | 3F | | OUT | (OP.RAM),A | | |
| | | | 1 | Calcul | ate our addres | s so we can | know where code source is. |
| 0005 | | 0900 | | LD | SP, STACK | | Set up a stack |
| 0008 | 26 | C9 | | LD | H.MI.RET | | t RET opcode |
| 000A | | 3C | | LD | L.MI.INCA | | INC A opcode |
| 0000 | 22 | 0008 | | LD | (INT1).HL | | : Set it in at clock vector |
| 000F | CF | | | RST | X 08 | | Cause an 'interrupt' |
| | | | T | Our ad | dress is now o | n the stack | |
| 0010 | 2A | OBFE | | LD | HL, (STACK-2) | | : Get the 'return' address |
| 0013 | 24 | | | INC | Н | | : FPM Monitor code is in next # |
| 0014 | 2E | 00 | | LD | L.0 | | on a 256 byte boundary. |
| 0016 | E5 | 25.5% | | PUSH | HL | | 1 Save that address |
| 0017 | 11 | 0700 | | LD | DE . FPMLEN | | Figure out where the H17 code |
| 001A | 19 | | | ADD | HL, DE | | 1 |
| 001B | 11 | 1800 | | LD | DE.H17ADR | | 1 Set destination |
| 001E | 01 | 0800 | | LD | BC.H17LEN | | s and length. |
| 0021 | ED | во | | LDIR | CONTRACTOR INCOMESSION | | # Move it into Place |

PAGE

| | | 1 | | | |
|-----------|-------------|---------|----------|-------------------------------|--|
| | | 1 | Determi | ne clock speed (2 c | or 4 MHz) |
| | | 1 | | onthon their property intervi | |
| 0023 | AF | | XOR | A | Get a zero, clear "Z" |
| 0024 | FB | | EI | | 1 Enable the interrupts |
| | | | | | The state of the s |
| | | 1 | At this | point, we wait for | a clock interrupt, at which time |
| | | 1 | the (A) | remister will be in | cremented and the 'Z' flaw will |
| | | 18 | be clea | red. | |
| 0025 | 28 FE | LOOP1: | JR | Z,L00P1 | I Just waiting around (HO, HUM) |
| | | | | | |
| 0027 | F3 | | DI | | |
| 0028 | 3E FO | | LD | A,X'FO' | f Re-arm the clock |
| 002A | D3 FO | | OUT | (OP.CTL).A | |
| 0020 | AF | | XOR | A | t Get a zero asain & clear 'Z' |
| 002D | 21 0000 | | LD | HL, O | s Zero our counter |
| 0030 | FB | | EI | | : Enable interrupts |
| | | | This ti | me, we will incremen | t a counter until a clock interrupt |
| | | 4 | | | itents of the counter after 2 ms, we |
| | | - 1 | | l if we're running | |
| 0031 | 23 | L00P21 | INC | HL | : Bump counter |
| 0032 | 28 FD | 1000 | JR | Z-L00P2 | No interrupt yet |
| 0034 | F3 | | DI | 107.107.000 | : Can't have any more interruptions. |
| 0035 | 25 | | DEC | н | 1 Check counter |
| 0036 | 20 1A | | JR | NZ 2MHZ | $t \; If \; (HL) = 001,224$, then $4MHz$, |
| A MANAGES | 40.500.000 | | | Control of Transport | 1 else, (HL) = 000,310 -> 2MHz. |
| | | | | | |
| 0038 | | . 4MHZ: | | | : Patch H17 drivers for 4MHz operation |
| 0038 | 21 1057 | | L.D | HL, X 1057 | |
| 003B | 34 | | INC | (HL) | 1 READ2 Microsecond delay time |
| 0030 | 2E FE | | LD | L,X'FE' | I and the second |
| 003E | 34 | | INC | (HL) | t WRITE2 Microsecond delay time |
| 003F | 11 2028 | | LD | DE, X-2028- | A little of the second of the |
| 0042 | 21 1F5C | | LD | HL.X'1F5C' | |
| 0045 | 73 | | LD | (HL),E | D.WRITA Guardband count for write |
| 0046 | 23 | | INC: | HL | |
| 0048 | | 4.0 | INC | HL (N. D. | 1 D. WRITC Two character delay before writing |
| 0049 | 72 16 80 | | LD LD | (HL)+D | D.WRITC Two character delay before writing |
| 004B | 2E 65 | | LD | L.X-65 | |
| 004D | 73 | | LD | (HL),E | D. WHDA UDLY Count for hole debounce |
| 004E | 23 | | INC | HL. | - Statute April April 101 note associates |
| 004F | 73 | | LD | (HL).E | D. WNHA UDLY Count for hole debounce |
| 0050 | 23 | | INC | HL | |
| 0051 | 72 | | LD | (HL) D | # D.WSCA Loop count for 25 characters |
| | 10.00 | | | A | |

1-12

| The second second | | | Panel Monitor ation Program | ri . | MACRO-80 3.35 | 06-Sep-80 | PAGE 1-13 |
|-------------------|----|------|--------------------------------|----------|-------------------------------|-------------|-------------------------------------|
| 0052 | | | | | | | |
| 0052 | | | . 2MHZ : | | | | |
| 0052 | E1 | | | POP | HL | | Get the address of FPM |
| 0053 | 11 | FFFB | | LD | DE5 | 1 | Figure out where RAM fix-it-up is. |
| 0056 | 19 | | | ADD | HL, DE | , | |
| 0057 | 11 | 0800 | | LD | DE . X . 0800. | 1 | Area in low memory |
| 005A | 01 | 0005 | | LD | BC.5 | 1 | 5 bytes |
| 005D | ED | ВО | | LDIR | | 1 | Move it. |
| | | | | | | | (HL) := FPM source code address |
| 005F | 11 | 0000 | | LD | DE, FPMADR | 1 | Point to Destination |
| 0062 | | 0700 | | LD | BC.FPMLEN | | Length |
| 0065 | | ВО | | LDIR | 2 To the last of the state of | 1 | Move it down |
| | | | t | End of | system initiali | zation | |
| 0067 | СЗ | 0800 | EXIT | JP | X-0800- | 1 | Go turn off ROM & enter FPM |
| | | | | .LIST | | | |
| | | | | This co | de is comied in | to low RAM | above FPM/80 and then executed |
| | | | | | | | ire 64K address space on DG-64D |
| | | | ŧ | board # | | sec the ent | |
| 000F | | | ALL64K | EQU | BANKO+BANK1+BA | NK2+BANK3 | |
| OOFB | 3E | 8F | | LD | A.ROMDIS+ALL64 | K 1 | Turn on all 64K & off ROM, board #0 |
| OOFD | D3 | 3F | | OUT | (OP.RAM).A | 1 | Set on all 64K & off ROM |
| OOFF | C7 | | | RST | 0 | 1 | Enter FPM |
| | | | | TESTEQ | \$.X'0100' | 1 | Monitor code must start here. |
| | | | | . DEPHAS | SE | | |
| | | | | SUBTTL | 'Hardware Inte | rrupt Vecto | rs. |

036D . PHASE 0 Interrupt Vectors Level 0 - Reset 111 This 'Interrupt' may not be processed by a user program. DE . PRSRAM 1 (DE) I= RAM destination for code INITO: LD 0000 11 2004 : (HL) i= ROM copy of PRS code 21 061D LD HL, PRSROM 0003 JR INIT 1 Initialize 0006 18 33 Level 1 - Clock 1 8000 CD 005A INT1: CALL SAVALL 1 Save user registers 000B 16 00 LD D. O C3 0081 JP CLOCK t Process clock interrupt COOD Level 2 - Sinule Step 111 If this interrupt is received when not in monitor mode, then it is assumed to be generated by a user program (single sterring of breakpointing). In such case, the user program is entered through (UIVEC+3). CALL : Save remisters CD 005A INT21 SAVALL 0010 1 (A) 1= (CTLFLG) 0013 1A LD A. (DE) 2009 DEFL CTLFLG JP. STPRTN : Step return 0014 C3 057A DEFB BCDV t Version number (BCD) 0017 12

MACRO-80 3.35

PAGE

1-14

06-Sep-80

PAGE

'FPM/80 -- H8/DG-80 Front Panel Monitor'

'Hardware Interrupt Vectors.'

| | Interrupt V | ectors. | | TACKU-00 3.33 Vo-3er | 000 1000 |
|----------------------|---------------------|----------|--------------------------|---|--|
| 0018 | | | | | |
| | | 111 | I/O Int | erupt Vectors. | |
| | | ţ | Interru | pts 3 through 7 are avai | lable for seneral I/O use. |
| | | 1 1 | never o | nterrupts are not suppor ccur unless the user has routines (through UIVEC | |
| 0018 | C3 2025 | INT31 | JP | UIVEC+6 | : Jump to user routine |
| | | | LIST | | |
| | | ŧ | Interru | et 4 | |
| 0020 | C3 2028 | INT41 | JP | UIVEC+9 | 1 Jump to user routine |
| | | | .LIST | | |
| 0028 | C3 202B | INT5: | JP | UIVEC+12 | : Jump to user routine |
| | | 111 | DLY - D | elay Time Interval | |
| | | į | ENTRY: EXIT: USES: | (A) = Millisecond delay None A.F | count / 2 |
| | | | TESTEO | DLY, X 002B | |
| 002B 002C 002D | F5 AF C3 0263 | Di,, Y t | PUSH XOH JP | AF A HRNO | : Save count : Don't sound horn : but process as horn. |
| 0030 | C3 202E | INT6: | JÞ. | UIVEC+15 | 1 Jump to user routine |
| 0033 0035 | 3E DO C3 0507 | GO. # | LD JP | A.CB.SSI+CB.CLI+CB.SPK SST1 | : Off monitor mode light : Return to user program |
| 0038 | C3 060A | INTZI | JP | IMOD1 | I Go test interrupt mode |
| | | | SUBTTL PAGE | 'Master Clear Processin | 9. ' |

MACRO-80 3.35 06-Sep-80

PAGE

1-15

FPM/80 -- H8/DG-80 Front Panel Monitor

0040 11 0400 LD DE.SINCR 1 (DE) i= Search increment (1K) 0043 21 2000 LD HL, START t (HL) != 1st RAM - Search increment Determine memory limit 77 0046 INITI: LD (HL) + A 1 Restore value read 0047 19 ADD HL. DE I Increment trial address 0048 38 05 JR C. INITIA t If at end of 64K space. 7E LD A. (HL) 1 (A) i= Current memory value 004A 004B 35 DEC (HL) t Try to change it ... 004C BE CP (HL) 1 Did we do it? 20 F7 JR 004D NZ.INIT1 I Yes, so try for more

III IXIT1 - Conclusion of INTXIT

INIT2

IXIT1: POP IY 0052 FD E1 t Restore 0054 DD E1 POP IX EI 0056 FB 0057 C9 RET 1 To user

INITIAL JP

004F

C3 05CC

.LIST

SUBTIL 'Interrupt Time Subroutines.'
PAGE

1 Finish up initialization

MACR0-80 3.35

06-Sep-80

PAGE

1 Extra byte

1-17

DEFB

O

FPM/80 -- HS/DG-80 Front Panel Monitor

0079

00

| | H8/DG-80 Front Panel Time Subroutines. | | | MACRO-80 3.35 06-Sep- | 80 PAGE 1-18 |
|--------------|---|--------|--------------------|----------------------------|---|
| 007A | | | | | |
| | | t | Return | to program from interrup | t |
| | | | TESTEQ | INTXIT.X COOTAC | |
| 007A | | INTXIT | IRP POP ENDM | ?REG. CAF. AF. BC. DE. HL> | t Remove fake 'stack pointer' & t and user's remisters. t: POP Remister |
| 007A 007B | F1 + F1 + | | POP POP | AF AF | |
| 007C | C1 + D1 + | | POP POP | BC DE | |
| 007E | E1 + | | POP JR | HL IXITI | 1 Go to rest of routine |
| | | | SUBTTL PAGE | Process Clock Interrup | tu. |

```
CLOCK - Process clock interrupts.
                               1 1 1
                                       CLOCK is entered whenever a 2 ms. clock interrupt is
                                       processed.
                                       TICCNT is incremented every interrupt.
                                       TESTED CLOCK, X'0081'
                                                                        : Get TIC counter
                               CLOCK: LD
                                               HL. (TICCNT)
0081
        2A 201B
                                                                        : Increment it
                                       INC
0084
        23
                                                                        : Now put it back
                                       LD
                                               (TICCNT), HL
        22 201B
0085
                                                                        : Set interrupt mode
                                       CALL
                                               SIM
        CD OSAC
0088
                                       Refresh Front Panel.
                               111
                                       This code displays the appropriate pattern on the
                                       front panel LEDs. The LEDs are painted in reverse order.
                               1
                                       from right to left, one per interrupt.
                                       LD
                                                A. (HL)
        7E
008B
                                                                         : (B) := Current flas
                                       LD
                                                B.A
        47
COSC
                                                                        1 See if front panel refresh wanted
                                       AND
                                                UO.NFR
        E6 40
OOSD
                                        INC
                                                HL
008F
        23
                                                                        1 (A) I= CTLFLG
                                                A. (HL)
        7E
                                       LD
0090
                                                                         : (C) = 0 in case no panel display
                                                C.D
                                       LD
0091
                                                NZ, CLK3
                                                                         s If not ...
                                        JR
0092
        20 09
                                                                         : (HL) := (REFIND)
                                        INC
                                                HL
0094
        23
                                                                         : Decrement Digit Index
                                       DEC
                                                (HL)
        35
0095
                                                                         : If not wrap-around
                                                NZ:CLK2
         20 02
                                        JR
0096
                                                                         : Wrap digit display around
                                        LD
                                                (HL),9
        36 09
0098
                                                E, (HL)
                               CLK2:
                                       LD
009A
         5E
                                                                         : (HL) := Address of Pattern
                                                HL . DE
                                        ADD
        19
009B
                                                C.E
                                        LD
         4B
009C
                                                                         t (A) := Index + fixed bits
                                       OR
                               CLK31
009D
                                                                         : Select digit
                                        OUT
                                                (OP.DIG),A
        D3 FO
009E
                                       LD
                                                A. (HL)
OAOU
        7E
                                                                         : Select segment
                                                (OP.SEG),A
                                        OUT
         D3 F1
00A1
                                        See if time to decode display values.
                               .
                                                L.LOW(TICCNT)
                                        LD
00A3
         2E 1B
                                        LD
                                                A. (HL)
00A5
         7E
                                                                         : Every 32 interrupts
                                        AND
                                                X-1F-
         E6 1F
00A6
                                                                         : Update front panel displays
                                                Z.UFD
        CC 0370
                                        CALL
8A00
                                        Exit from clock interrupt
                                        LD
                                                BC. CTLFLG
         01 2009
COAB
                                                                         : (A) I= CTLFLG
                                        LD
                                                A. (BC)
OOAE
         OA
                                                                         : Monitor mode?
                                        AND
                                                CB. MTL
OOAF
         E6 20
                                                                             Yer ...
                                        JR.
                                                NZ. INTXIT
00B1
         20 C7
                                        DEC
                                                BC
         OB
0083
```

| 00B4 | OA | | | LD | A. (BC) | t (A) := .MFLAG |
|--------------|----|------|-------|------------|-----------------------|---|
| 0085 | 17 | | | RLA | | 1 |
| 00B6 | 38 | 0E | | JR | C+CLK4 | Skip it. |
| | | | 1 | Not in | monitor mode, check | for a HALT. |
| 0088 | | 0E | | LD | A. 14 | : (A) := Index of (PC) register |
| OOBA | | 032A | | CALL | LRA. | Locate it on the stack |
| COBD | 5E | | | L.D | E. (HL) | 1 |
| OOBE | 23 | | | INC | HL | 1 |
| OOBF | 56 | | | LD | D, (HL) | (DE) := User's (PC) contents |
| 00C0 00C1 | 1B | | | DEC | DE (DE) | |
| 0002 | | 76 | | CP | A, (DE) MI, HLT | Get last instruction executed |
| 00C4 | | OC | | JR | Z.ERROR | Was it a MALT? Yes, so to monitor mode. |
| | | | 1 | 575/6 | for 'Return to Monito | |
| 0006 | DB | FO | CLK4: | IN | A.(IP.PAD) | f Get keypad |
| | 55 | 100 | | 1F | RTMO AND NOT BPROM | |
| | | | | CP ELSE | X ' 2E ' | 1 See if '#' and 'O' keys |
| 0008 | FE | 2F | | CP ENDC | X 2F | See if "#" key |
| OOCA | C2 | 0572 | | JP | NZ,CUI1 | ! No. allow user processing of clos |
| OOCD | | 03 | | JR | ERROR | t Go to ERROR |
| | | | | .LIST | | |

00D2

| | | | 111 | ERROR - | Command Error. | |
|---------------------|--------|------|--------|-------------|--|--|
| | | | 1 | EDDOD (| | 76 85. |
| | | | : | | s called as a 'bail out' | |
| | | | | operati | onal mode to monitor mode | & restores the stack pointer. |
| | | | ! | CHERNIA | News | |
| | | | | ENTRY | None | |
| | | | 1 | EXIT: | To MTR loop. | |
| | | | 1 | | CTLFLG set | |
| | | | • | 7721223 | .MFLAG cleared | |
| | | | | USESI | All | |
| | | | | TESTEO | ERROR, X 00D2 | |
| 00D2 | | 2008 | ERROR: | LD | HL. MFLAG | |
| OOD5 | 7E | | | LD | A. (HL) | : (A) := .MFLAG |
| 00D6 | E6 | BD | | AND | X FF -UO.DDU-UO.NFR | Re-enable displays |
| OODS | 77 | | | LD | (HL),A | : Replace |
| 00D9 | 23 | | | INC | HL | t Restore CTLFLG |
| OODA | 36 | FO | | LD | (HL),CB.SSI+CB.MTL+CB.C | LI+CB.SPK |
| OODC | FB | | | EI | | 1 |
| OODD | 2A | 201D | | LD | HL, (REGPTR) | 1 |
| OOEO | F9 | | | LD | SP.HL | Restore (SP) to empty state |
| OOE1 | CD | 025E | | CALL | ALARM | : Sound the alarm! |
| | | | 111 | | Monitor loop. s the main executive loop | for the front manel monitor. |
| 00E4 | FB | | MTR: | EI | | On interrupts |
| 00E5 | 21 | 00E5 | MTR1: | LD | HL,MTR1 | f |
| 00E8 | E5 | | | PUSH | HL | Set 'MTR1' as return address |
| 00E9 | 01 | 2007 | | LD | BC, DSPMOD | : (BC) := DSPMOD |
| OOEC | OA | | | LD | A. (BC) | 1 |
| OOED | E6 | 01 | | AND | 1 | t (A) = 1 if alter mode. |
| OOEF | 2F | | | CPL | | I amount of the control of the contr |
| OOFO | 32 | 2006 | | LD | (DSPROT).A | : Rotate LED periods if alter mode |
| | | | 1 | Read ke | rypad. | |
| 00F3 | CD | 0380 | | CALL | RCK | : Read front manel keymad |
| OUF6 | 2A | 2014 | | LD | HL, (ABUSS) | A straightful and straightful |
| OOF9 | | OA | | CP | 10 | 1 |
| OOFB | CD | 042E | | CALL | CKHEX | t Check for hexadecimal input |
| OOFE | 30 | 06 | | JR | NC.MTR4 | f If in 'always valid' group |
| 0100 | 5F | | | LD | E+A | t Save value |
| 2007 | | | | DEFL | DSPMOD | P. CONTROL STANDS |
| 0101 | OA | | | LD | A. (BC) | t (A) := DSPMOD |
| 0102 | OF | | | RRCA | state a treatment | Western the state of the state |
| 0103 | | 24 | | JR | C.MTR5 | I If in alter mode. |
| 0105 | 7B | | | LD | A.E | 1 (A) I= code |
| (C) (C) (C) (C) (C) | 100000 | | | (1,000,000) | WARNET | |

| | | 1 | Have a | command (not a | value). | |
|--------------|---------------|-------|--------|-------------------|-------------|---|
| 0106 | D6 04 | MTR4: | SUB | 4 | | (A) := Command |
| 0108 | 38 C8 | | JR | C. ERROR | | Mrona! |
| 010A | 5F | | LD | E.A | | M1 V118 1 |
| OIOB | E5 | | PUSH | HL | | Save ABUSS value |
| 010C | 21 011D | | LD | HL . MTRA | | |
| OIOF | 16 00 | | LD | D. O | | |
| 0111 | 19 | | ADD | HL, DE | i | (HL) := Address of table entry |
| 0112 | SE | | LD | E, (HL) | - 1 | |
| 0113 | 19 | | ADD | HL, DE | | (HL) := Address of Processor |
| 0114 | E3 | | EX | (SP), HL | | Set address, (HL) := (ABUSS) |
| 0115 | 11 2005 | | LD | DE-REGI | 1 | 그림 프로그램 아이는 아이를 가는 아이를 가지 않는데 이번 이번 이번 살아 있다면 하는데 하는데 하는데 하는데 되었다. |
| 2007 | | | DEFL | DSPMOD | | the |
| 0118 | OA | | LD | A. (BC) | | (A) := DSPMOD |
| 0119 | E6 02 | | AND | 2 | | Set 'Z' flas if displaying memory |
| 011B | OA | | LD | A. (BC) | 1 | (A) I= DSPMOD (again) |
| 0110 | C9 | | RET | | | Jump to processor |
| | | 1 | Proces | sor jump table. | | |
| 011D | 75 | MTRA: | DEFB | GO-\$ | 1 | 4 - Go |
| 011E | 5F | | DEFB | IN-T | 1 | 5 - Input byte |
| 011F | 61 | | DEFB | OUT-\$ | | |
| 0120 | 75 | | DEFB | SSTEP-\$ | 1 | 7 - Single step |
| 0121 | 90 | | DEFB | RMEM-# | | |
| 0122 | DA | | DEFB | WMEM-* | | 9 - Cassette dume |
| 0123 | 37 | | DEFB | NEXT-# | | |
| 0124 | 43 | | DEFB | LAST-# | 1 | B - Decrement display |
| 0125 | 89 | | DEFB | FUNCT-# | 1 | C - Function |
| 0126 | 30 | | DEFB | R\$W-\$ | 1 | D - Tossle Display/Alter modes |
| 0127 | 4C | | DEFB | MEMM-# | 1 | E - Memory mode |
| 0128 | 10 | | DEFB | REGM-\$ | 1 | F - Register mode |
| | | 111 | | | | |
| | | 1 1 1 | Proces | s memory / resist | ter alterat | lons. |
| | | | This c | ode is entered in | f in alter | tieib bifav a & shom |
| | | 1 | (HEX o | r OUTAL) was ente | ered. | |
| 0129 | OF TO | MTR5: | RRCA | | t | |
| 012A | 78 | | LD | A+E | 1 | (A) I= Value |
| 012B | DA 0137 | 65 | JP | C.MTR6 | 1 | Is remister |
| 012E 012F | 37 CD 0324 | | SCF | TANKS COME | 1 | Indicate 1st digit is in (A) |
| 0132 | CD 0336 23 | | CALL | INBYTE | | 20 To 10 To |
| 0132 | 23 | | INC | HL | t | Display next location |
| | | | PAGE | | | |

| | H8/DG-80 Front PM/80 Main Execut | | | MACRO-80 3.35 | 06-Sep-80 | PAGE 1-23 |
|--|---|----------|---|--|--------------|---|
| 0133 | | | | | | |
| | | 1.1.1 | SAE - S | store ABUSS and | exit. | |
| | | \$ \$ | ENTRY: EXIT: USES: | (HL) = ABUSS VA To (RET) None | alue | |
| 0133 0136 | 22 2014 C9 | SAEI | LD AET | (ABUSS) - HL | 1 | |
| | | 1 | Alten r | esister. | | |
| 0137 0138 0138 013C 013F 0140 0141 | F5 CD 0327 A7 CA 0455 23 F1 C3 0332 | MTR61 | PUSH CALL AND JP INC POP JP | AF LAA A Z.BADALT HL AF INWORD | | Save code Locate resister on stack Not allowed to alter (SP) Restore value & carry flat Input octal address |
| | | | SUBTIL | Monitor Task | Subroutines. | A second and a second a second and a second |

- 9

```
FPM/80 -- H8/DG-80 Front Panel Monitor MACRO-80 3.35 06-Sep-80
                                                                               PAGE
                                                                                      1-24
"Monitor Task Subroutines."
 0144
                               111
                                       REGM - Enter register display mode.
                               1
                                       ENTRY: (A) = (DSPMOD)
                                               (BC) = DSPMOD
 0144
         3E 02
                               REGM:
                                               A.2
                                       LD
                                                                       1 Set display resister mode
 2007
                                       DEFL
                                               DSPMOD
 0146
         02
                                       LD
                                               (BC).A
 0147
         OB
                                       DEC
                                               BC
                                                                       1 (BC) := DSPROT
 0148
         AF
                                       XOR
                                               A
 0149
         02
                                       LD
                                               (BC),A
                                                                      1 Set all periods on.
 014A
         CD 03B0
                                       CALL
                                               RCK
                                                                       : Read keypad
 014D
         3D
                                       DEC
                                               A
                                                                       1 Displace
 014E
         FE 08
                                       CP
                                               8
 0150
         D2 00D2
                                       JP
                                               NC. ERROR
                                                                      1 Not 1-8
 0153
         C3 059B
                                               TSTREG
                                                                      1 Go test if (PC) or (IY)
                               111
                                       RWW - Topple display / alter modes.
                                       ENTRY: (A) = (DSPMOD)
                                               (BC) = DSPMOD
  2007
                                       DEFL
                                               DSPMOD
 0156
         EE 01
                               R#W:
                                       XOR
                                                                      : Toggle bit O
 0158
         02
                                       LD
                                               (BC),A
                                                                       1 Store it
 0159
         09
                                       RET
                               111
                                       NEXT - Increment display element.
                                       ENTRY: (HL) = (ABUSS)
                                               (DE) = REGI
 015A
                               NEXT:
                                       INC
                                                                       ! Increment memory address
 015B
         28 D6
                                       JR
                                               Z, SAE
                                                                       ! If memory display, go store & exit.
                                       In resister mode.
 2005
                                       DEFL
                                               REGI
 015D
         10
                                       L.D
                                               A. (DE)
                                                                      1 (A) I= (REGI)
 015E
         C6 02
                                       ADD
                                               A.2
                                                                      : Bump register index
 0160
         12
                                       L.D
                                               (DE) A
                                                                      1 Set it.
 0161
         FE 10
                                       CP
                                               16
                                                                      1 Gone too far?
 0163
         D8
                                       RET
                                               C
                                                                      I No. so exit.
 0164
         AF
                                       XOR
                                               A
                                                                      1 Yer, so wrap around to (SP)
 0165
         12
                                       LD .
                                               (DE) A
                                                                      # Set it right this time
 0166
         0.9
                               ABORT: RET
```

FPM/80 -- H8/DG-80 Front Panel Monitor MACRO-80 3.35 06-Sep-80 PAGE 1-26 'Monitor Task Subroutines.' 017D 111 IN - Input data byte. 111 OUT - Output data byte. ENTRY: (HL) = (ABUSS) 017D OE DB IN: LD C.MI.IN : (C) I= 'IN' opcode 017F 11 DEFB MI.LXID 1 Gobble up next instruction 0180 OE D3 OUT: LD C.MI.OUT : (C) := 'OUT' opcode 0182 7C LD (A) := Value A.H 0183 45 L.D. B.L. : (B) t= Port address 0184 F3 DI ! No interrupts, please 0185 ED 43 2002 L.D. (IOWRK), BC : Set up I/O instruction in RAM 0189 CD 2002 CALL IOWRK 1 Do I/O 0180 FB EI : Ok to interrupt now ... H.A t (H) i= Value 0180 67 LD 018E 18 A3 JR SAE 1 Go store & exit.

.LIST

SUBTIL '00 & Single Step Functions' PAGE

| 0192 | | | | | |
|--------------|------------------|----------|----------------|--|-------------------------------------|
| | | 111 | 00 - Re | turn to user mode. | |
| | | ; | ENTRY | None | |
| 0192 | C3 0033 | GO: | JP | 90. | Routine is in 'waste space' |
| | | | | | |
| | | 111 | SSTEP - | Simple Step instruction | • |
| | | Ť | ENTRY: | None | |
| | | | TESTEO | SSTEP.X'0195' | |
| 0195 | F3 | SSTEP | DI LD | HL,CTLFLG | Disable interrupts until right time |
| 0196 | 21 2009 CB A6 | | RES | 4. (HL) | Reset Single Step Bit |
| | | 1 | Clear - | return' address, fake (S | P), and all user remisters |
| | | | IRP POP | ?REG, <af, af,="" bc,="" de,="" hl<="" td=""><td>.IY.IX> tt POP Remister</td></af,> | .IY.IX> tt POP Remister |
| 019B | F1 | | ENDM | AF | |
| 0190 | F1 | + | POP | AF | |
| 019D | F1 | + | POP | AF | |
| 019E | C1 | + | POP | BC | |
| 019F | D1 | + | POP | DE | |
| 01A0 | E1 | * | POP | HL | |
| 01A1 01A3 | FD E1 DD E1 | . | POP POP | IX | |
| 01A5 | F5 | | PUSH | AF | : Save PSW |
| 0186 | 3A 2009 | | LD | A. (CTLFLG) | s Get CTLFLG |
| 01A9 | D3 FO | | OUT | (OP.CTL).A | t Arm Single Step interrupt |
| OIAB | F1 | | POP | AF | Restore User's PSW |
| OIAC | FB | | EI | 100 | t OK to interrupt now |
| OIAD | C9 | | RET | | t Go do user's instruction |
| | | ; ; ; | FUNCT - | Function Key Processor | |
| OIAE | C3 0461 | FUNCT: | JP | FUNCT. | s Go to real routine |
| | | | SUBTTL PAGE | 'Cassette Load Routines | * |

MACRO-80 3.35

'FPM/80 -- H8/DG-80 Front Panel Monitor'

'UO & Single Step Functions'

```
MACRO-80 3.35 06-Sep-80
                                                                                   PAGE
                                                                                            1-28
FPM/80 -- H8/DG-80 Front Panel Monitor
"Cassette Load Routines"
  01B1
                                         RMEM - Load memory from tape.
                                 111
                                          TESTEO RMEM. X '01B1'
                                                                           : Set up error exit address.
                                         LD
                                                  HL+TPABT
          21 02A4
                                 RMEM:
  0181
                                         LD
                                                  (TPERRX), HL
  01B4
          22 2019
                                         JP
                                                                           1
                                                  LOAD
                                         LOAD - Load memory from tare.
                                 111
                                          Read the next record from cassette tape using the load
                                          address in the tare record.
                                          ENTRY: (HL) = Error exit address
                                                  User (PC) on stack set to entry address
                                          EXITE
                                                  To caller if OK
                                                  To error exit if tape errors detected.
                                          TESTER LOAD, X 0187
                                                  (X'100'-RT.MI) #256-256 : @@WORK := - Required type and #
                                  <u>eework</u>
                                          DEFL
  FE00
                                                                           : (BC) := @@WORK
                                  LOAD:
                                          LD
                                                  BC. @@WORK
           01 FE00
  0187
                                                                           : Scan for record start
          CD 02B5
                                 LOAO:
                                          CALL
                                                  SRS
  01BA
                                                                           : (HL) := Count
                                          LD
                                                  L.A
  OIBD
           6F
                                                                           ; (DE) i= Count, (HL) i= Type and #
                                          EX
                                                  DE. HL
  01BE
           EB
                                                                           1 (C) 1= - Next #
                                          DEC
  01BF
           OD
                                          ADD
                                                  HL, BC
  0100
           09
                                          LD
                                                   A.H
  0101
           7C
                                                                             Save type and #
                                          PUSH
                                                  BC
           05
  0102
                                                                             Save type code
                                                   AF
  0103
           F5
                                          PUSH
                                                   X - 7F -
                                                                            : Clear end flas bit
                                          AND
           E6 7F
  0104
                                          OR
  0106
           B5
                                                                           : Sequence error
                                          LD
                                                  A.2
  0107
           3E 02
                                          JP
                                                  NZ, TPERR
                                                                            : If not right type or sequence
           C2 0285
  0109
                                                                            1 Read entry address
                                          CALL
                                                  RNP
  OICC
           CD 02D5
                                          LD
                                                   B.H
           44
  O1CF
                                                                            : (BC) := Entry address
                                          LD
                                                   C.A
  01D0
           4F
  01D1
           3E OE
                                          LD
                                                   A. 14
                                          PUSH
                                                   DE
  0103
           D5
                                                                            t Locate register address
                                          CALL
                                                   LRA.
  0104
           CD 032A
                                          PUP
                                                   DE
  01D7
           D1
                                                                             Set entry address on stack
                                          LD
                                                   (HL),C
  0108
           71
                                          INC
                                                   HL
  0109
           23
                                          LD
                                                   (HL),B
   OIDA
           70
                                                   RNP
                                                                             Read load address
                                          CALL
  OIDB
           CD 02D5
                                                                            : (HL) := Address, (DE) := Count
                                          LD
                                                   LA
   OIDE
           6F
                                                   (START) . HL
                                          LD
  01DF
           22 2000
```

RNB

LOAI:

01E2

CD 02D9

CALL

1 Read a byte

| and a letter | 19.19 | | | LD | (HL),A | | Store it | |
|--------------|---------|------|---|---------|------------|-----|----------------|-------------------|
| 01E5 | 77 | 2014 | | LD | (ABUSS).HL | 1 | Set ABUSS for | display |
| 01E6 01E9 | 23 | 2014 | | INC | HL | 4 | Point to next | |
| OIEA | 18 | | | DEC | DE | 1 | Decrement cour | |
| OIEB | 7A | | | LD | A.D | | See if more to | o do |
| OIEC | B3 | | | OR | E | 1 | | |
| OIED | | 01E2 | | JP | NZ.LOA1 | | Yes | |
| 01F0 | CD | 027A | | CALL | стс | 4 | Check tame che | ecksum |
| | | | 1 | Read ne | ext block | | | |
| 01F3 | F1 | | | POP | AF | T. | (A) := File t | ype byte |
| 01F4 | Ci | | | POP | BC | | | t type, last # |
| 01F5 | 07 | | | RLCA | | - 1 | | |
| 01F6 | (5) (5) | 025B | | JP | C. TFT | t | All done ! | Go turn off tame. |
| 01F9 | | OIBA | | JP | LOAO | | else: rea | d another record. |

. .

7

```
PAGE
                                                                                           1-30
FPM/80 -- H8/DG-80 Front Panel Monitor
                                                MACRO-80 3.35 06-Sep-80
'Cassette Dump Routines'
 OIFC
                                         WMEM - Dump memory to tape.
                                 111
                                         TESTED WMEM. X 01FC
 O1FC
          21 02A4
                                 WMEM:
                                         LD
                                                 HL, IPABT
                                                                          1 Set up error exit
                                                  (TPERRX), HL
 OIFF
          22 2019
                                         LD
                                         DUMP - Dump memory to tape.
                                 111
                                         Dump specified memory range to cassette tape.
                                         ENTRY: (START) = Start address of dump
                                                  (ABUSS) = End address of dump
                                                  (PC)
                                                        = Entry address
                                         EXIT:
                                                 To caller
                                          TESTED DUMP, X 0202"
  0202
          3E 01
                                 DUMP:
                                         LD
                                                  A.UCI.TE
  0204
          D3 F9
                                         OUT
                                                  (OP. TPC).A
                                                                          I Set up tame control
                                                                          1 (A) 1= SYNC character
  0206
          3E 16
                                         LD
                                                  A.A.SYN
  0208
                                         LD
                                                  H+32
                                                                          1 (H) I= No. of SYNC characters
          26 20
  020A
          CD 0314
                                 WME1:
                                         CALL
                                                  WNB
                                                                          t Write SYNC
                                          DEC
                                                                           t One less to do ...
  020D
          25
                                                  H
  020E
          C2 020A
                                          JP.
                                                  NZ.WME1
                                                                          : If not done
                                                                           : (A) i= STX character
  0211
          3E 02
                                          L.D
                                                  A.A.STX
                                                                          1 Write 'Start of Text'
  0213
          CD 0314
                                         CALL
                                                  WNB
                                          LD
                                                                           t (HL) i= 0
  0216
                                                  L.+H
          6C
                                         LD
                                                  (CRCSUM), HL
                                                                           t Clear CRC
  0217
          22 2017
                                 @@WORK
                                         DEFL
                                                  (RT.MI+X'80')#256+1
                                                                           : 1st & last MI record
  9101
                                          LD
                                                  HL, eeWORK
                                                                           t (HL) t= @@WORK
  021A
          21 8101
  021D
          CD 030F
                                          CALL
                                                  WNP
                                                                           : Write header
  0220
          2A 2000
                                          LD
                                                  HL. (START)
  0223
                                          EX
                                                                           1 (DE) I= Start address of dump
          EB
                                                  DE.HL
  0224
          2A 2014
                                          LD
                                                  HL+ (ABUSS)
                                                                           1 (HL) 1= Endine address of dump
                                                                           : Compute with stop + 1
  0227
                                          INC
                                                  HL
          23
  0228
                                          LD
                                                                           1 Compute (HL) := (HL) - (DE)
          7D
                                                  A.L
  0229
                                          SUB
                                                  E
          93
  022A
          6F
                                          LD
                                                  L.A
  022B
          7C
                                          LD
                                                  A.H
  022C
                                          SBC
                                                  A.D
          9A
                                                                           t (HL) 1= Count
  022D
          67
                                          LD
                                                  H.A
  022E
          CD 030F
                                          CALL
                                                  WNP
                                                                           1 Write count
  0231
                                          PUSH
                                                  HL
          E5
  0232
          SE OF
                                          LD
                                                                           (PC) index
                                                  A. 14
                                          PUSH
                                                  DE
  0234
          DS.
                                                  LRA.
                                                                           : Locate (PC) on stack
  0235
          CD 032A
                                          CALL
  0238
          7E
                                          LD
                                                  A. (HL)
  0239
          23
                                          INC
                                                  HL
  023A
                                          LD
                                                  H, (HL)
```

L.D.

LA

023B

t (HL) I= Contents of (PC)

| 023C 023F 0240 0241 | E1 D1 | 030F 030F | | CALL POP POP CALL | WNP HL DE WNP | 1 1 1 | Write entry address (HL) := Address (DE) := Count |
|--|----------------------------|----------------------|-------|--|---|-------------|--|
| 0244 0245 0248 024B 024C 024D 024E 024F | 22 23 18 7A 83 | 0314 2014 | WME2: | LD CALL LD INC DEC LD OR JP | A. (HL) WNB (ABUSS).HL HL DE A.D E NZ, WME2 | 1 | Get a byte Write it Set ABUSS for display Point to next byte Decrement count Is (DE) = 0? No. do some more. |
| | | | 1 | Write (| CRC. | | |
| 0252 0255 0258 | CD | 2017 030F 030F | ¥ | CALL CALL UP | HL (CRESUM) WNP WNP TFT | | Get CRC Write it. |
| | | | 111 | TFT - 1 | Turn off tare. | | |
| | | | 1 | Stop th | ne cassette rlav | er/recorder | |
| | | | | TESTEG | TFT.X-025B- | | |
| 025B 025C | AF D3 | F9 | TFT: | XOR | A (OP.TPC).A | | Get a O Send it. |
| | | | | SUBTTL | Front Panel H | orn Routine | , |

025E

| | | | 111 | HORN - | Sound the front Pe | nel horn | |
|----------------------|----------------|------|--------|--------------------------|---------------------------------|----------|---|
| | | | 553014 | ENTRY: EXIT: USES: | (A) = ms/2 None A.F | | |
| | | | | TESTEQ TESTEQ | ALARM, X1025E1 HORN, X102601 | | |
| 025E | ЭΕ | 3C | ALARM: | LD | A-120/2 | | 120 ms beer |
| 0260 | F5 | | HORN: | PUSH | AF | 1 | Save count |
| 0261 | ЗЕ | 80 | | LD | A.CB.SPK | | Turn on sreaker |
| 0263 0264 0265 | E3 D5 EB | | HRNOI | EX PUSH EX | (SP).HL DE DE,HL | 1 | Save (HL), (H) := Count Save DE (D) := Loop count |
| 0266 | | 2009 | | LD | HL, CTLFLG | , | Point to CTLFLG |
| 0269 | AE | 2000 | | XOR | M | 1 | Toggle horn bit |
| 026A | SE. | | | L.D | E. (HL) | 1 | (E) := Old CTLFLG value |
| 026B | 77 | | | LD | (HL),A | | Set on horn in CTLFLG |
| 026C | 2E | 18 | | LD | L,LOW(TICCNT) | 1 | |
| 026E | 7A | | | LD | A+D | 1 | (A) := Cycle count |
| 026F | 86 | | | ADD | A, (HL) | 1 | Value to wait for in TICCNT |
| 0270 | BE | | HRN2: | CP | (HL) | 1 | (A) = (TICCNT)? |
| 0271 | C2 | 0270 | | JP | NZ + HRN2 | \$ | No. wait |
| 0274 | 2E | 09 | | LD | L.LOW(CTLFLG) | 1.4 | (HL) := CTLFLG |
| 0276 | 73 | 35% | | LD | (HL),E | | Restore old CTLFLG value |
| 0277 | D1 | | | POP | DE | 1 | |
| 0278 | E1 | | | POP | HL | | |
| 0279 | C9 | | | RET | | 1 | |
| | | | | SUBTTL PAGE | 'Casette Tape Pr | ocessine | Subroutines' |

```
027A
                               111
                                       CTC - Verify checksum.
                                        ENTRY:
                                                Tape just before CRC.
                                                To caller if Ok.
                                       EXIT:
                                                To TPERR if bad.
                                                A.F.H.L
                                       USES:
                                        TESTEQ CTC.X 027A
                               CTC:
                                       CALL
                                                RNP
                                                                         : Read next rair
027A
        CD 02D5
027D
        2A 2017
                                        LD
                                                HL . (CRCSUM)
                                       L.D
                                                A.H
0280
        7C
0281
        85
                                        OR
                                                L
                                        RET
                                                                         : Return if Ok.
0282
        CB
                                                                         t Checksum error.
        3E 01
                                        LD
                                                A. 1
0283
                                        JP
                                                TPERR
                                                                         1 (B) 1= Code
                               .
                                111
                                        TPERR - Process tare error.
                                        Display error number in low byte of (ABUSS)
                                        If error number is even, don't allow '#'
                                        If error number is odd, allow '#'
                                        ENTRY: (A) = Error number
                                1
                                        TESTED TPERR, X'0285
         32 2014
                                TPERR:
                                       LD
                                                (ABUSS), A
0285
                                                                         t (B) 1= Code
                                        LD
                                                B.A
0288
         47
                                        CALL
                                                TFT
                                                                         : Stop tare.
0289
        CD 025B
                                        Is '#'. return (if parity error)
                                                MI.ANI
                                                                         : Fall through with 'C' clear
028C
         E6
                                        DB
                                TER3:
                                                A.B
028D
         78
                                        LD
                                        RRCA
028E
         OF.
                                                                         t Return if Ok.
                                        RET
                                                C
028F
         D8
                                        Beer & flash error number.
                                                C. ALARM
                                                                          : Alarm if proper time
0290
         DC 025E
                                TER1:
                                        CALL
                                                                         1 See 16 '#'
0293
         CD 02AA
                                        CALL
                                                TPXIT
                                                 A. (IP.PAD)
         DB FO
                                        IN
0296
                                        CP
                                                X'2F'
                                                                         : Check for '#'
         FE 2F
0298
         CA 028D
                                        JP
                                                 Z.TER3
                                                                          : It was.
029A
                                        LD
                                                A, (TICCNT+1)
         3A 201C
029D
                                                                          t 'C' set if 1/2 second
02A0
         1F
                                        RRA
                                        JP
                                                TER1
02A1
         C3 0290
```

MACRO-80 3.35

06-Sep-80

PAGE

1-33

'FPM/80 -- H8/DG-80 Front Panel Monitor'

'Casette Tape Processing Subroutines'

| | | \$ \$ \$ \$ \$ | Entered | Abort tame load or du | | and the '#' key is pressed. |
|----------------------|------------------------|----------------------|------------------|-----------------------|----------|--------------------------------|
| | | | TESTEQ | TPABT . X . 02A4 . | | |
| 02A4 02A5 02A7 | AF D3 F9 C3 OOD2 | TPABT: | XOR OUT JP | (OP.TPC).A | 1 | (A) := 0 Turn off the tare. |
| 0247 | C3 00B2 | | JP . | ERROR | 1 | Sound the alarm & bail out. |
| | | 111 | TPXIT - | Check for user for | ced exi | t. |
| | | | | Charles Services | | 2.7 |
| | | | TPXIT c | hecks for a "#" key | read ent | ry. If so, take |
| | | 1 | | e driver abnormal e | | |
| | | | | | | |
| | | 1 | ENTRY: | None | | |
| | | | EXIT: | To (RET) if not " | F. C. | |
| | | 1 | | (A) = Port status | 6 | |
| | | 1 | | To (TPERRX) if '#' | is der | ressed. |
| | | 1 | USES: | A.F | | |
| | | | TESTER | TPXIT.X'02AA' | | |
| 02AA | DB FO | TPXITE | IN | A, (IP.PAD) | 1 | Read key rad |
| O2AC | FE 6F | | CP | X-6F- | | Is it '#'? |
| 02AE | DB F9 | | IN | A. (IP.TPC) | 1 | Read tare status |
| 02B0 | CO | | RET | NZ | | If not '*', return with status |
| 02B1 | 2A 2019 | | LD | HL, (TPERRX) | | (HL) := Error exit address |
| 02B4 | E9 | | JP | (HL) | 1 | Go to (TPERRX) |
| | | | PAGE | | | |

02B5

| | | 111 | SRS - S | can record start. | | |
|------|---------|-------|---------|---------------------|---------|-------------------------------|
| | | ì | SRS rea | ds bytes from the t | are unt | il it recognizes the start |
| | | i | of a re | | are one | at at the contract the start |
| | | 1 | | | | |
| | | : | This re | quires at least 10 | SYNC ch | aracters & 1 STX character. |
| | | ¥ | The CRC | is then initialize | d. | |
| | | 1 | ENTRY: | None | | |
| | | i | EXIT: | Tape positioned (a | nd movi | na) |
| | | 1 | | (CRCSUM) = 0 | | |
| | | | | (DE) = Header byte | 5 | |
| | | t | | (HA) = Record coun | t | |
| | | 4 | USES | A.F.D.E.H.L | | |
| | | | TESTEQ | SRS.X 02B51 | | |
| 02B5 | | SRSI | | | | |
| 02B5 | 16 00 | SRS1: | LD | D. O | | |
| 02B7 | 62 | | LD | H.D | | |
| 0288 | 6A | | LD | L.D | | (HL) := O |
| 02B9 | CD 02D9 | SRS2: | CALL | RNB | | Read a byte |
| O2BC | 14 | | INC | D | | Count 1 SYNC character |
| 02BD | FE 16 | | CP | A.SYN | | Now see if it really was SYNC |
| 02BF | CA 02B9 | | Jps | Z.SRS2 | | Yer, do it asain |
| 02C2 | FE 02 | | CP | A.STX | 1 | Was it a STX? |
| 0204 | C2 0295 | | JP | NZ+SRS1 | 1 | Nore, start over. |
| 0207 | 3E OA | | L.D | A-10 | | |
| 0209 | BA | | CP | D | | Did we set at least 10 SYNCs? |
| 02CA | D2 02B5 | | JP | NC.SRS1 | 1 | Nore start over. |
| O2CD | 22 2017 | | LD | (CRCSUM), HL | | Clear CRC |
| 02D0 | CD 02D5 | | CALL | RNP | 1 | Read leader |
| 02D3 | 54 | | LD | D.H | 1 | |
| 02D4 | 5F | | LD | E.A | | (DE) := Header |
| | | 1 | JP | RNP | 1 | Read count |
| | | | DAGE | | | |

| 02D5 | | | | | | |
|----------------|----|-------|---------|---------|--------------------------|--------------------------------|
| | | | 1.1.1 | RNP - R | ead next pair. | |
| | | | 1 | DAID | ds the next 2 bytes from | the carsette tare. |
| | | | | KNP rea | ds the next 2 bytes from | the cassette tare. |
| | | | ì | ENTRY: | None | |
| | | | 1 | EXIT | (HA) = Byte pair | |
| | | | 1 | USES: | A.F.H | |
| | | | | TESTEO | RNP.X 02D5 | |
| | | 0.200 | RNP: | CALL | RNB | : Read a byte |
| 02DS 02D8 | 67 | 02D9 | PSD4P 4 | LD | H. A | 1 (H) i= 1st byte |
| 0208 | 01 | | 1 | JP | RNB | : Get 2nd byte |
| | | | | | | |
| | | | | | | |
| | | | 111 | RNB - R | ead next byte. | |
| | | | 1 | | | |
| | | | | | ds a single byte from ca | ssette tare. The CRC |
| | | | 1 | is urda | ted for the character. | |
| | | | 1 | | | |
| | | | 1 | ENTRY: | None | |
| | | | 3 | EXIT | (A) I= Character | |
| | | | 1 | USES | AvF | |
| | | | | TESTER | RNB.X'02D9' | |
| 0209 | 3E | 34 | RNB: | LD | A.UCI.RO+UCI.ER+UCI.RE | I Turn on reader for next byte |
| OZDB | DЗ | | | OUT | (OP.TPC).A | 1 |
| OZDD | cn | 02AA | RNH1: | CALL | TPXIT | t Check for "+" & read status |
| 02E0 | E6 | | | AND | USR.RR | : Receiver ready? |
| 02E2 | | 02DD | | JH. | Z,RNB1 | t No |
| 02E5 | DB | | | IN | A. (IP. TPD) | s Read a byte |
| 10 to 10 to 10 | UD | 1.0 | | JP | CRC | t Do CRC |

MACRO-80 3.35 06-Sep-80

PAGE

FPM/80 -- H8/DG-80 Front Panel Monitor "Casette Tare Processins Subroutines"

PAGE

1-36

02E7

```
111
                                       CRC - Compute Cyclic Redundancy Check
                                       CRC computes a CRC checksum from the polynomial:
                                       (X + 1) + (X^15 + X + 1)
                                       Since the checksum is a division remainder, a checksumed
                                       data sequence can be verified by running the data through
                                       CRC, and then running the previously obtained checksum
                                       through CRC. The resultant checksum should be O.
                                       ENTRY: (CRCSUM) = Current checksum
                                                (A)
                                                         = Byte
                                       EXIT:
                                                (CRCSUM) Updated
                                                (A) Unchanged
                                       USES:
                                       TESTED CRC.X'02E7'
                               CRC:
                                       PUSH
                                                BC
02E7
        C5
                                                B.8
                                                                         : (B) := Bit count
02E8
        06 08
                                       LD
        E5
                                       PUSH
                                                HL.
02EA
                                                HL. (CRCSUM)
                                                                         # Get Current CRC
O2EB
        2A 2017
                                       LD
02EE
        07
                               CRC1:
                                       RLCA
                                                                         t (C) = Bit
02EF
        4F
                                       LD
                                                C.A
02F0
        7D
                                       LD
                                                A.L
                                       ADD
02F1
        87
                                                A.A
02F2
        6F
                                       LD
                                                L.A
02F3
        7C
                                       LD
                                                A.H
        17
                                       RLA
02F4
02F5
        67
                                       LD
                                                H.A
02F6
        17
                                       RLA
                                        XOR
                                                C
02F7
        A9
02F8
        OF
                                       RRCA
                                        JP
                                                NC.CRC2
                                                                          If not to XOR
02F9
        D2 0304
02FC
        7C
                                       LD
                                                A.H
                                        XOR
                                                X -80-
        EE 80
02FD
02FF
        67
                                       LD
                                                H.A
        7D
0300
                                       LD
                                                A.L
        EE 05
                                        XOR
                                                X 05
0301
0303
        6F
                                       LD
                                                L.A
                               CRC21
0304
        79
                                       LD
                                                A.C
                                                                           Decrement bit count
        05
                                        DEC
                                                B
0305
                                                                         : Not done yet
0306
        C2 02EE
                                       JP
                                                NZ . CRC1
        22 2017
                                        LD
                                                (CRCSUM), HL
                                                                         : Set new CRC
0309
030C
                                       POP
                                                HL
        E1
                                        POP
                                                BC
030D
        CI
        C9
                                       RET
030E
                                        PAGE
```

USR. TR

Z. WNB1

CRC

AND

JP

LD

OUT

PUP

OUT

JP

MACRO-80 3.35 06-Sep-80

PAGE

: Transmitter ready?

: Enable transmitter

1 Now so compute CRC & return.

1 No. wait.

1 Send it

1 Get byte back

1-38

'FPM/80 -- H8/DG-80 Front Panel Monitor'

'Casette Tare Processins Subroutines'

0318

031A

031D

031F

0321

0322

0324

E6 01

3E 11

D3 F9

D3 F8

C3 02E7

F1

CA 0315

SUBTTL 'Miscellaneous Subroutines' PAGE

A. UCI. ER+UCI. TE

(OP. TPC),A

(OP. TPD),A

```
0327
                                       LRA - Locate register address.
                               111
                                       LRA locates a remister on the monitor's stack.
                                       ENTRY: None
                                               (A) = Register index
                                       EXIT:
                                               (HL) = Storage address
                                       USES:
                                               A.F.D.E.H.L
                                               A. (REGI)
                                                                        1 Get remister index
                               LRAI
                                       LD
        3A 2005
0327
                               LRA. 1
                                               E.A
032A
        SF
                                       LD
                                               D. O
                                                                        1 (DE) := Resister index
                                       LD
        16 00
032B
                                                                        : Get pointer to start of registers
                                       LD
                                               HL. (REGPTR)
032D
        2A 201D
                                                                        1 (HL) := (REGPTR) + (REGI)
                                       ADD
                                               HL.DE
        19
0330
                                       RET
        C9
0331
                                       INWORD - Input 16 Bit Address from Keypad
                               111
                                       INWORD reads a 16 bit address from the front manel keymad & stores
                                       it at ((HL)).
                                               (HL) := Address to store 16 bit value
                                       ENTRY:
                                               To (RET) if Ok
                                       EXIT:
                                                To ERROR if bad disit entered.
                                       USES:
                                               A.F.D.E.H.L
                                       TESTEG INWORD. X 03321
                                                                        1 Get 1st byte
                               INWORD: CALL
                                                INBYTE
0332
        CD 0336
                                       DEC
                                                HL
0335
         2B
                                       INBYTE - Input 8 Bit Byte from Keypad
                               111
                                       INBYTE reads an 8 bit value from the front panel keypad & stores
                               1
                                       it at ((HL)).
                                       ENTRY: (HL) = Address of byte to hold value.
                                       EXIT:
                                               To (RET) if all Ok.
                                                To ERROR if error.
                                       USES:
                                               A.F.D.E.H.L
                                       TESTEQ INBYTE, X 0336
                                                DE.HL
                                                                        : Save (HL) in (DE)
                               INBYTE: EX
0336
         EB
                                                HL. . MFLAG
                                                                        I Point at .MFLAG
0337
         21 2008
                                       LD
                                                3. (HL)
                                                                        : Is hex mode set?
033A
         CB SE
                                       BIT
                                                                        : Put (HL) back
                                       EX
                                                DE, HL
         EB
033C
                                                                        ! In octal mode, so to it.
                                                Z.10B
033D
         CA 043B
```

MACRO-80 3.35

'FPM/80 -- H8/DG-80 Front Panel Monitor'

'Miscellaneous Subroutines'

06-Sep-80

1-39

SUBTIL UPdate Front Panel Displays

0370

```
2 2 2
                                      UFD - Update front panel display.
                                      UFD is called by the clock interrupt processor when it is
                                      time to update the display contents. This is done every
                                       32 interrupts, or about 32 times a second.
                                       ENTRY: (HL) = TICCNT
                                      EXIT:
                                              None
                                       USES:
                                              A11
0370
        CB 48
                              UFD:
                                      BIT
                                               1 . B
                                                                       : Test if display update wanted
0372
                                      RET
                                               NZ
        CO
                                                                       1 If not ...
0373
        2E 06
                                       LD
                                               L+LOW(DSPROT)
                                                                       : Rotate the little dots ...
0375
        CB 06
                                      RLC
                                               (HL)
                                                                       1 Done ...
0377
        4E
                                       LD
                                               C. (HL)
                                                                       : Get the dots for undate
0378
        23
                                       INC
                                               HL.
                                                                       : Get to display mode
0379
        A7
                                       AND
                                                                       : Make sure 'C' is clear
037A
        CB 4E
                                       BIT
                                               1. (HL)
                                                                       1 See if in remister mode
037C
        2A 2014
                                       LD
                                               HL. (ABUSS)
                                                                       : If not set address mode
037F
        28 12
                                               Z.UFD1
                                                                       1 If in memory mode don't set resister
0381
        CD 0327
                                       CALL
                                               LRA
                                                                       1 Get remister address
                                       PUSH
0384
        E5
                                               HL.
                                                                       1 Save for later use
0385
        21 03FE
                                               HL, DSPA
                                       LD
                                                                       I Get remister mattern from table by ...
0388
                                       ADD
                                               HL . DE
                                                                          adding the register offset from LRA
        19
0389
        7E
                                       LD
                                               A. (HL)
                                                                           and load into
038A
        23
                                       INC
                                               HL
                                                                          (H) and
038B
                                       LD
                                               H. (HL)
        66
                                                                           (L) for easier use
0380
        6F
                                       LD
                                               L.A
        E3
                                               (SP),HL
038D
                                       EX
                                                                       1 Set pattern on stack and set back
038E
        B4
                                       OR
                                               H
                                                                       : remister address with 'C' clear
038F
        7E
                                       LD
                                               A. (HL)
                                                                        I Load into (H.L) from memory
0390
                                       INC
        23
                                               HL
0391
                                       LD
                                               H. (HL)
0392
                                       LD
                                               L.A
                                                                       1
```

1-41

| | | | Front Panel Displays' | Monitor | | MACRO-80 3.35 | 06-Sep-80 | PAGE 1-42 |
|------|----|------|--------------------------|---------|--------|------------------|-----------|-------------------------------------|
| 0393 | | | | | | | | |
| 0393 | F5 | | | UFD1: | PUSH | AF | 1 | Save 'C' flag for mode |
| 0394 | EB | | | | EX | DE, HL | 1 | Swap to (DE) for display |
| 0395 | 21 | 200B | | | L.D | HL, ALEDS | 1 | Point to LED'S |
| 0398 | 7A | | | | LD | A.D | 1 | Decode hish byte |
| 0399 | CD | 0352 | | | CALL | DFD | 1 | |
| 039C | 7B | | | | LD | A.E | 1 | Decode low byte |
| 039D | CD | 0352 | | | CALL | DFD | 1 | |
| 03A0 | F1 | | | | POP | AF | 1 | Get back flass |
| 03A1 | 10 | | | | LD | A. (DE) | 1 | If in memory mode set the data |
| 03A2 | 28 | AE | | | JR | Z.DFD | 1 | Yup, in memory store and return |
| 03A4 | CD | 058E | | | CALL | TALT | | Get prime marker for remister sets |
| 03A7 | E3 | | | | EX | (SP),HL | 1 | Get register pattern back |
| 03A8 | 22 | 2011 | | | LD | (DLEDS), HL | 1 | Store it |
| ОЗАВ | E1 | | | | PUP | HL. | 1 | Get back LED address for prime mark |
| OBAC | 23 | | | | INC | HL | | Incrememnt past resister mattern |
| OBAD | 23 | | | | INC | HL. | | |
| 03AE | 77 | | | | LD | (HL) . A | 1 | Store it and |
| OBAF | C9 | | | | RET | | 1 | Return |
| | | | | | SUBTTL | 'Read Console Ke | evead' | |

SUBTTL 'Read Console Keypad' PAGE

```
'Read Console Keymad'
                               9.9.5
                                      RCK - Read front panel keypad.
                                      RCK is called to read a keystroke from the front manel keymad.
                                      RCK performs de-bouncins, and auto-repeat. A *BIP* is sounded
                                      when a value is accepted.
                                      Keypad values:
                                              1111 1110 - 0
                                              1111 1100 - 1
                                              1111 1010 - 2
                                              1111 1000 - 3
                                              1111 0110 -
                                              1111 0100 -
                                              1111 0010 -
                                              1111 0000 -
                                              1110 1111 -
                                              1100 1111 - 9
                                              1010 1111 - A
                                              1000 1111 -
                                              0110 1111 - C
                                              0100 1111 - D
                                              0010 1111 - E
                                              0000 1111 - F
                                       ENTRY:
                                             None
                                       EXIT:
                                              To caller when a key is hit.
                                              (A) = 0 - 0
                                                      1 - 1
                                                      2 - '2'
                                                      3 - '3'
                                                      4 - '4'
                                                      5 - 151
                                                      6 - 16
                                                      7 - 17
                                                      8 - 787
                                                      9 - 191
                                                     10 - A-
                                                     11 - 'B'
                                                     12 - 'C'
                                                     13 - 'D'
                                                     14 - 'E'
                                                     15 - F
                                       USES:
                                              A.F
                                       TESTEQ
                                             RCK+X'03B0'
                               RCK:
                                       PUSH
                                              HL
                                       PUSH
                                              BC
                                       LD
                                              C+200/20
                                                                     t Wait 200 ms
         21 2016
                                       LD
                                              HL, RCKA
```

MACRO-80 3.35 06-Sep-80

PAGE

I Input pad value

1-43

'FPM/80 -- H8/DG-80 Front Panel Monitor'

0380

E5

C5

OE OA

DB FO

RCK11

IN

A. (IP.PAD)

03B0 03B1

0382

03B4

03B7

| Read Co | | | | | | | | |
|---------|------|--|---|-------|--------|--------------|-------------|----------------------|
| 0389 | 47 | | | | LD | B.A | 1 | (B) I= Value |
| озва | | OA | | | LD | A-20/2 | 1 | Wait 20 ms |
| O3BC | | 002B | | | CALL | DLY | | |
| 03BF | 78 | | | | L.D | A.B | , | |
| 0300 | BE | | | | CP | (HL) | 1 | |
| 0301 | 20 | 03 | | | JR | NZ - RCK2 | 1 | Have a change |
| 0303 | OD | 20 | | | DEC | c | | |
| 0304 | 20 | F1 | | | JR | NZ - RCK1 | 1 | Wait (C) cycles |
| | | | | 1 | Have a | key value. | | |
| 0306 | 77 | | | RCK21 | LD | (HL).A | 1 | Update (RCKA) |
| 0307 | EE | FE | | | XOR | X FE | | |
| 0309 | OF | | | | RRCA | | t | |
| 03CA | 30 | 06 | | | JR | NC, RCK3 | t | Hit '0' - '7' |
| | | | | | REPT | 4 | 9 | Rotate right 4 times |
| | | | | | RRCA | | | 1 Rotate |
| 0.0000 | 1200 | | | | ENDM | | 9 | |
| 0300 | OF | | + | | RRCA | | | : Rotate |
| 03CD | OF | | + | | RRCA | | 1 | |
| 03CE | OF | | + | | RRCA | | , | |
| 03CF | OF | Valence | + | | RRCA | | 1 | |
| 03D0 | 30 | E5 | | | JR | NC.RCK1 | 1 | No hit at all |
| 03D2 | 47 | | | RCK31 | LD | B.A | 1 | (B) I≈ Code |
| O3D3 | 3E | The state of the s | | | LD | A.4/2 | | 4 ms |
| 03D2 | | 0260 | | | CALL | HORN | t | Make *BIP* |
| O3D8 | 78 | | | | LD | A.B | | Get value into (A) |
| 03D9 | E6 | OF | | | AND | X OF | 1 | Make it 0 - 15 |
| O3DB | Cı | | | | POP | BC | | |
| O3DC | E1 | | | | POP | HL | | |
| O3DD | C9 | | | | RET | | 1 | |
| | | | | | SUBTTL | Remainder of | DOCTAL Rout | ine |

| | | 3/DG-80 Front Panel F DOCTAL Routine | Monitor | 4 | MACRO-80 3.35 | 06-Sep-80 | PAGE 1-45 |
|--|--|---|---------|--|---|-----------------------|--|
| OBDE | | | | | | | |
| 03DE 03DF 03E0 03E2 03E3 03E4 03E7 03E8 | 77 23 CB F1 05 C2 D1 C9 | | OCTAL2 | LD INC RLC POP DEC JP POP RET | (HL).A HL C AF B NZ.OCTAL1 DE | 0 0 0 0 0 | Set pattern into place Point to next pattern place Rotate pattern Get our value back One less digit to do. If not O digits left Restore (DE) All done. |
| | | | | .LIST SUBTTL PAGE | 'Front Panel Se | esment Patte | erns |

```
'Front Panel Segment Patterns'
 03EE
                                 111
                                         Display segment coding:
                                         Byte = 7654 3210
                                                   ---1---
                                                   ---0---
                                                  5
                                                   ---4----
                                         Octal to 7 Seement Patterns
                                         TESTED DODA, X 03EE
 03EE
         01
                                 DODA:
                                         DEFB
                                                 00000001B
                                                                           1 0
 03EF
          73
                                         DEFB
                                                 01110011B
                                                                           : 1
 03F0
          48
                                         DEFB
                                                 01001000B
                                                                           1 2
 03F1
          60
                                         DEFB
                                                 01100000B
                                                                           1 3
 03F2
          32
                                         DEFB
                                                 00110010B
                                                                           1 4
 03F3
          24
                                         DEFB
                                                 00100100B
                                                                           1 5
 03F4
         04
                                         DEFB
                                                 00000100B
                                                                           1 6
 03F5
          71
                                         DEFB
                                                 01110001B
                                                                           1 7
 03F6
         00
                                         DEFB
                                                 00000000B
                                                                           1 8
 03F7
          20
                                         DEFB
                                                 00100000B
                                                                           1 9
 03F8
         10
                                         DEFB
                                                 00010000B
                                                                           I A
 03F9
          06
                                         DEFB
                                                 00000110B
                                                                           1 b
 03FA
         OD
                                         DEFB
                                                 00001101B
                                                                           1 C
 03FB
         42
                                         DEFB
                                                 01000010B
                                                                          T d
 03FC
         OC
                                         DEFB
                                                 00001100B
                                                                           1 E
 03FD
         10
                                         DEFB
                                                 00011100B
                                                                           t F
                                .
                                         Register to 7-Segment Patterns
 03FE
         98A4
                                DSPA:
                                         DEFW
                                                 1001100010100100B
                                                                           1 SP
 0400
         9090
                                         DEFW
                                                 1001110010010000B
                                                                           1 AF
 0402
         8D86
                                         DEFW
                                                 1000110110000110B
                                                                           # BC
 0404
         8CC2
                                         DEFW
                                                 1000110011000010B
                                                                          1 dE
 0406
         8F92
                                         DEFW
                                                 1000111110010010B
                                                                           1 HL
 0408
         A2F3
                                         DEFW
                                                 1010001011110011B
                                                                          : IY
 040A
         92F3
                                         DEFW
                                                 1001001011110011B
                                                                           : IX
 040C
         CE98
                                         DEFW
                                                 1100111010011000B
                                                                          1 Pc
                                         SUBTTL
                                                 'Hexadecimal Decode for Display'
```

PAGE

MACRO-80 3.35

06-Se#-80

PAGE

1-46

"FPM/80 -- H8/DG-80 Front Panel Monitor"

| A 40 M | | | | | | | | |
|--------|----|----|---|--------|--------|-----------------|-----|---------------------------------|
| 040E | | | | 111 | DHEX - | Called from DFD | | |
| | | | | 1 | | | | |
| 040E | D5 | | | DHEX: | PUSH | DE | | Save (DE) |
| 040F | 16 | 03 | | | LD | D. DODA/256 | 1 | (D) := Page address of DODA |
| 0411 | 06 | 02 | | | LD | B.2 | 1 | (B) i= No. of digits |
| 0413 | 36 | FF | | | LD | (HL) . X FF | 1 | Blank out 1st dimit of 3 |
| 0415 | 23 | | | | INC | HL | 1 | Bump pointer, accordingly. |
| 0416 | | | | DHEX1: | REPT | 4 | 1 | Rotate left 4 times |
| | | | | | RLCA | | | 1 Rotate |
| | | | | | ENDM | | 1 | |
| 0416 | 07 | | + | 17 | RLCA | | | 1 Rotate |
| 0417 | 07 | | + | | RLCA | | | 1 Rotate |
| 0418 | 07 | | + | | RLCA | | 1.7 | : Rotate |
| 0419 | 07 | | + | | RLCA | | | 1 Rotate |
| 041A | F5 | | | | PUSH | AF | 1 | Save value on stack |
| 041B | E6 | OF | | | AND | X OF | 1 | Remove high order NIBBLE |
| 041D | C6 | EE | | | ADD | A, LOW (DODA) | 1 | Index into DODA |
| 041F | 5F | | | | LD | E.A | 1 | (DE) 1= Address of digit patter |
| 0420 | 1A | | | | LD | A. (DE) | 1 | (A) := Pattern byte |
| 0421 | A9 | | | | XOR | U | 1 | Force pattern |
| 0422 | E6 | 7F | | | AND | X - 7F - | 1 | |
| 0424 | A9 | | | | XOR | C | , | |
| 0425 | 77 | | | | LD | (HL),A | | Set digit into memory |
| 0426 | 23 | | | | INC | HL | 3 | Point to next dimit place |
| 0427 | CB | 01 | | | RLC | C | | Rotate force mattern |
| 0429 | F1 | | | | PUP | AF | 1 | Get the value back |
| 042A | 10 | EA | | | DJNZ | DHEX1 | | Decrement count & do more |
| 042C | D1 | | | | POP | DE | | Restore (DE) |
| 042D | C9 | | | | RET | | | All done. |

SUBTTL 'Keypad Input Routines' PAGE

111 10B - Input octal byte

B.3

NC. RCK

1 3 dimits per octal byte

t Read a dimit

LD

CALL

10B:

IOB1:

043B

043D

06 03

D4 03B0

| 1,150-1,000-000 | | 50.1.140.400 | 1500011500015 | 7 110 00 0 00000 |
|-----------------|---------|------------------|---------------|---------------------------------|
| 0440 | FE 08 | CP | 8 | 1 Was it a key from 0 - 7? |
| 0442 | D2 00D2 | JP | NC, ERROR | t No. refuse it! |
| 0445 | 5F | LD | E.A | : Save value |
| 0446 | 7E | LD | A. (HL) | 1 |
| 0447 | 07 | RLCA | | : Shift over 3 bits |
| 0448 | 07 | RLCA | | |
| 0449 | 07 | RLCA | | 1 |
| 044A | E6 F8 | AND | 11111000B | 1 Remove low digit of old value |
| 044C | B3 | OR | E | f 'OR' in this digit |
| 044D | 77 | LD | (HL).A | : Replace value |
| 044E | 10 ED | DUNZ | IOB1 | Decrement count & repeat |
| 0450 | 3E OF | LD | A,30/2 | 1 30 ms beer |
| 0452 | C3 0260 | JP | HORN | (A)(5),70,10,70,70,70,70,100 |
| | | | | |

PAGE

| | | B/DG-80 Front Par t Routines | nel Monitor | 1 | MACRO-80 3.35 06-Sep- | 80 PAGE 1~49 |
|--------------------------------------|----|---------------------------------|-------------|---------------------------------|-----------------------------|--|
| 0455 | | | | | | |
| | | (60) (6) | 111 | BADALT | - Entered when trying to | alter (SP) |
| 0455 0458 | E5 | 00D2 | BADALT: | LD PUSH JP | HL, ERROR HL NOALTR | : Set up 'return' address : : Clear alter mode & beer. |
| | | | 111 | NOALTR | - Clear alter mode | |
| 0459 045A 045D 045F 0460 | | 2007 86 | NOALTR | PUSH LD RES POP RET | HL, DSPMOD O, (HL) HL | Save (HL) on stack Mode is in DSPMOD Clear alter bit Restore (HL) Done (wasn't that easy?) |
| | | | | SUBTTL | "Front Panel "FUNCTION" | Processor* |

| | | 111 | FUNCT. | - Function key processor | | |
|--------------|---------|---------|--------------------|--------------------------|-----|------------------------------------|
| | | , | etra stetlera si - | 10000 | | |
| | | , | ENTRY: | NONE | | |
| | | | EXIT | If valid function. | | |
| | | 1 | | To processor | | |
| | | 1 | | (A) = Index | | |
| | | 1 | | If error, | | |
| | | 1 | | To ERROR. | | |
| 0461 | 3E 77 | FUNCT.: | LD | A,01110111B | t | Rotate LEDS |
| 0463 | 32 2006 | | L.D | (DSPROT),A | 1 | |
| 0466 | CD 03B0 | | CALL | RCK | | Get function key |
| 0469 | FE 04 | | CP | NUMFUN | 1 | Only valid functions allowed |
| 046B | D2 OOD2 | | JP | NC - ERROR | | Wrone entry, so complain. |
| 046E | F5 | | PUSH | AF | 1 | Save index |
| 046F | 3E FF | | LD | A1 | | Stop rotating |
| 0471 | 32 2006 | | LD. | (DSPROT).A | 1 | |
| 0474 | F1 | | POP | AF | | |
| 0475 | F5 | | PUSH | AF | 1 | Save index again |
| 0476 | 07 | | RLCA | | | (A) != index # 2 |
| 0477 | 21 0485 | | LD | HL, FNTBL | 1 | (HL) I= Function table address |
| 047A | 85 | | ADD | A.L | 1 | (HL) := (HL) + (OA) |
| 047B | 6F | | LD | L.A | | |
| 047C | 30 01 | | JR | NC.FNC. | | |
| 047E | 24 | | INC | Н | | |
| 047F | 7E | FNC. I | LD | A. (HL) | 1 | Get low byte address of processor |
| 0480 | 23 | | INC | HL | | |
| 0481 | 66 | | LD | H ₂ (HL) | | Get high byte |
| 0482 | 6F | | LD | L.A | 1 | (HL) != Processor address |
| 0483 | F1 | | POP | AF | | (A) I= index |
| 0484 | E9 | | JP | (HL) | 1 | Go to processor through (HL) |
| 0485 | 04F5 | FNTBL: | DEFW | BOOTUP | | HDOS Bootstrap |
| 0487 | 04EC | LINIDE | DEFW | DSP | | Hex / S. Octal Display |
| 0489 | 0480 | | DEFW | XDISPL | - 1 | Indexed Display through Register |
| 0489 048B | 048D | | DEFW | XCHGR | - 2 | Swap Primary & Alternate Registers |
| 0468 | OHAD | | DELM | XCHOR | , | Swap trimery a miteriate healsters |
| | | | NLIST .LIST | | | |
| 0004 | | NUMFUN | EQU | (#-FNTBL)/2 | 1 | Number of defined functions |
| | | | SUBTTL PAGE | Function Processing Ro | ut | ines |

| | | 1 1 1 | Indexed | Display of Memory throus | h Register or Memory |
|--------------|---------------|--------------------|---------|--------------------------|--|
| 048D | 3A 2007 | XDISPL: | LD | A. (DSPMOD) | t Get display mode byte |
| 0490 | E6 02 | 77 MF 36 GET 100 - | AND | DM. RR | # Remister display? |
| 0492 | 28 OF | | JR | Z - XDMEM | : No. so index display through memory. |
| 0494 | CD 0327 | | CALL | LRA | : Get address of remister on stack |
| 0497 | 5E | | LD | E. (HL) | : Get low half of address |
| 0498 | 23 | | INC | HL. | 1 |
| 0499 | 56 | | LD | D. (HL) | : High half of address |
| 049A | ED 53 2014 | | L.D | (ABUSS), DE | : ((ABUSS)) := Contents of remister |
| 049E | AF | | XOR | A | 1 Get a zero in (A) |
| 049F | 32 2007 | | LD | (DSPMOD) A | Set memory display mode |
| 04A2 | C9 | | RET | | : All done. |
| 04A3 | 2A 2014 | XDMEM: | LD | HL. (ABUSS) | : Get memory address we're looking at |
| 0486 | CD 0596 | | CALL | HL IHL | Get value pointed to by (HL) |
| 04A9 | 22 2014 | | LD | (ABUSS), HL | 1 Set memory address |
| 04AC | C9 | | RET | | 1 Done |
| | | | | | |
| | | 1 1 1 | XCHGR - | Swam alternate resister | set with |
| | | 1 | | primary resister set on | stack. |
| | | 1 | | | |
| 04AD | F3 | XCHGR: | DI | | : No interrupts, please. |
| 04AE | 2A 201D | | LD | HL, (REGPTR) | f Point to resisters on stack |
| O4B1 | 23 | | INC | HL | Move down to (AF) |
| 04B2 | 23 | | INC | HL | COEN IN PRINTER AS OF DC DE HI |
| 04B3 | EB | | EX | DE+HL | t (DE) 1= Pointer to AF.BC.DE.HL |
| 0484 | 21 FFF8 39 | | ADD | HL,-8 HL,SP | <pre>! Make room on bottom of stack ! (HL) != (SP) - 8</pre> |
| 04B7 04B8 | F9 | | LD | SP.HL | 1 Set new (SP) |
| 0489 | EB | | EX | DE + HL | 1 (DE) 1= To. (HL) 1= From |
| O4BA | 01 0008 | | LD | BC.8 | (BC) I= Length (4 registers # 2 bytes) |
| O4BD | ED BO | | LDIR | NEW COLUMN | 1 Cory them |
| 04BF | F1 | | POP | AF | 1 Get |
| 04C0 | Ci | | POP | BC | t Resisters |
| 04C1 | D1 | | POP | DE | t From |
| 04C2 | E1 | | POP | HL | : Stack |
| 04C3 | CD 04DF | | CALL | XCHGR. | 1 Swap em |
| 0406 | E5 | | PUSH | HL | 1 Put |
| 04C7 | D5 | | PUSH | DE | 1 Alternate |
| O4CB | C5 | | PUSH | BC | 1 Remisters |
| 0409 | F5 | | PUSH | AF | 1 On stack |
| 04CA | 21 0008 | | LD | HL+8 | t Point to old (SP) loc'n |
| O4CD | 39 | | ADD | HL.SP | 1 (HL) 1= (SP) + 8 |
| 04CE | F9 | | LD | SP+HL | Restore (SP) to original state |
| 04CF | 2B | | DEC | HL. | Point to last of resisters |
| 04D0 | EB | | EX | DE, HL | t (DE) t= Pointer to AF', BC', DE', HL' |
| 04D1 | 2A 201D | | LD | HL, (REGPTR) | 1 Point to remisters on stack |

| | H8/DG-80 Front Par Processing Routines | | MACRO-80 3.35 | 06-Sep-80 | PAGE 1-52 |
|--|---|--|--|---|--|
| 04D4 04D7 04D8 04D9 04DB 04DD 04DE | 01 0009 09 EB 0E 08 ED B8 FB C9 | LD ADD EX LD LDDR E1 RET | BC.9 HL.BC DE.HL C.8 | 1 1 1 1 | Move up to end of resisters (HL) := ((REGPTR)) + 9 (DE) := To. (HL) := From (BC) := Lensth of move (8 bytes) Set new resisters onto stack Ok to interrupt now. We're done. |
| | | XCHGR. | - Actual Swap o | | Sets |
| 04DF 04E0 04E1 04E2 04E5 04E7 04EA 04EB | D9 08 F5 3A 2008 EE 20 32 2008 F1 C9 | XCHGR.: EXX EX PUSH LD XOR LD POP RET | AF, AF' AF A, (.MFLAG) UO.ALT (.MFLAG), A AF | 1 | Swap BC.DE.HL Swap PSW Save PSW (A) := .MFLAG Toggle registers bit Store new value Restore AF |
| | | III DSP - | Tossle Hex / Oct | al Display | |
| 04EC 04EF 04F1 04F4 | 3A 2008 EE U8 32 2008 C9 | DSP: LD XOR LD RET | A.(.MFLAG) UO.HEX (.MFLAG),A | 1 | Get .MFLAG Toggle bit Replace with new values |
| | | PAGE | | | |

```
04F5
                               111
                                       BOOTUP - Boot HDOS
                               1
1F2D
                               ?BOOT
                                       EQU
                                                X'1F2D'
                                                                         I Entry into boot code
2280
                               7STACK
                                                X 2280
                                       EQU
                                                                         : Stack address
2048
                               ?D. CON
                                       EQU
                                                X-2048-
1F5A
                               ?BOOTA
                                       EQU
                                                X 1FSA
                                                                         : Disk constants table
0058
                               ?BOOTL
                                       EQU
                                                X 0058
                                                                         : Table length
2048
                               2D. CON EQU
                                                X'2048
                                                                         : Table storage area for HDOS
20A0
                               ?D.RAM EQU
                                                X 20A0
                                                                         : System RAM work area
001F
                               ?DRAML
                                       EQU
                                                X-001F-
                                                                         ; Work area length
2131
                               FIGUNI EQU
                                                X'2131'
                                                                         : Disk unit number
04F5
        F3
                               BOOTUP: DI
                                                                         1 No interrupts
04F6
        3E DO
                                       L.D
                                                A.CB.SSI+CB.CLI+CB.SPK
                                                                         : Off monitor light
04F8
        32 2009
                                       L.D
                                                (CTLFLG) . A
O4FB
        31 2280
                                       L.D
                                                SP. ?STACK
                                                                         : Set new stack
O4FE
        01 0058
                                       LD
                                                BC. ?BOOTL
0501
        11 2048
                                                DE. ?D. CON
                                       L.D
        21 1F5A
0504
                                       L.D
                                                HL. ?BOOTA
0507
        ED BO
                                       LDIR
                                                                         1 Copy Disk Constants
0509
        AF
                                       XOR
                                                A
                                                                         1 Det a zero in (A)
050A
        21 20A0
                                       LD
                                                HL: ?D. RAM
                                                                         : RAM work area
050D
        77
                                       LD
                                                (HL).A
050E
        11 20A1
                                       LD
                                                DE, ?D. RAM+1
0511
        01 001E
                                       L.D
                                                BC.?DRAML-1
0514
        ED BO
                                       LDIR
                                                                         : Zero it.
                                       NLIST
                                       .LIST
0516
        21 2008
                                       L.D
                                                HL . . MFLAG
                                                                         1 Point to .MFLAG
0519
        CB C6
                                       SET
                                                0. (HL)
                                                                         1 Request clock interrupts
051B
        32 2131
                                       LD
                                                (?IOUNI),A
                                                                         ! Set proper boot device
051E
        D3 7F
                                       OUT
                                                (X'7F').A
                                                                         t Reset Drives
        30
0520
                                       INC
                                                                        1 (A) I= 1
0521
        C3 1F2D
                                       JP
                                                ?BOOT
                                                                        t Go to boot code.
                                       .LIST
                                       SUBTTL 'Real Time Clock Processor'
                                       PAUE
```

MACRO-80 3.35 06-Sep-80

PAGE

1-53

"FPM/80 -- M8/DG-80 Front Panel Monitor"

Function Processing Routines

-

DEC

HL

MACRO-80 3.35

06~Sep-80

PAGE

1 - 54

FPM/80 -- H8/DG-80 Front Panel Monitor

0544

| | | 10,717 | 3/DG-80 Front Panel lock Processor | Monitor | 0 | MACRO-80 3.35 | 06-Sep- | 80 PAGE 1-55 |
|----|------|----------|---------------------------------------|---------|--------|---------------|---------|-----------------------------|
| | 0545 | 77 | | | LD | (HL) · A | | 1 |
| | 0546 | 2B | | | DEC | HL | | t Now pointing at seconds |
| | 0547 | 1000 000 | 3C | | LD | A, 60 | | 1 (A) 1= reference 60 |
| | 0549 | | 0200 | | LD | BC . X '200' | | 1 (B) 1= 2 , (C) 1= 0 |
| | 054C | 34 | | CLKTST: | INC | (HL) | | 1 Bump the counter |
| | 054D | BE | | | CP | (HL) | | t See if new value |
| | 054E | CO | | | RET | NZ | | I Nore |
| | 054F | 71 | | | LD | (HL)+C | | t Zero the count |
| | 0550 | 28 | | | DEC | HL | | Drop to next value |
| | 0551 | | F9 | | DJNZ | CLKTST | | t Do the minutes |
| 93 | 0553 | 34 | 14-50 | | INC | (HL) | | : Bump the hours now |
| | 0554 | 3E | 18 | | L.D | A.24 | | : See if too high |
| | 0556 | BE | | | CP | (HL) | | t Is it? |
| | 0557 | CO | | 10 | RET | NZ | | 1 Nore |
| | 0558 | 71 | | | LD | (HL),C | | : Zero it |
| | 0559 | 21 | 2008 | | LD | HL, X'2008' | | # HDOS's coded date |
| | 0550 | 34 | | | INC | (HL) | | 1 Now its tomorrow |
| | 055D | 2E | co | | LD. | L.X-CO- | | 1 Do the ASCII date |
| | 055F | 34 | | | INC | (HL) | | t Bump it up |
| | 0560 | 7E | | | LD | A+ (HL) | | 1 Now set it |
| | 0561 | FE | 3A | | CP | -9-+1 | | f Is it too bis? |
| | 0563 | DB | | | RET | C | | 1 Nore |
| | 0564 | 36 | 30 | | LD | (HL), "O" | | F Set it to O |
| | 0566 | 28 | | | DEC | HL | | 1 Point to tens |
| | 0567 | 34 | | | INC | (HL) | | 1 Now its right |
| | 0568 | C9 | | | RET | | | 1 Done |
| | 0569 | E1 | | CLKFIN: | | HL | | : Kill return address |
| | 056A | 01 | 2008 | | LD | BC. MFLAG | | I Set it up for CUI1 |
| | 056D | | 2009 | | LD | A. (CTLFLG) | | : Get hardware control flas |
| | 0570 | EQ | FO | | OUT | (OP.CIL).A | | 1 Send it |
| | | | | 1 | JP | CUII | | ! See if user wants clock. |
| | | | | | SUBTTL | Miscellaneous | Monitor | Subroutines' |

```
'Miscellaneous Monitor Subroutines'
 0572
                                1.1.1
                                        CUII - Check for user interrupt processing.
                                        CUII is called to see if the user wants to process the
                                        clock interrupt. If so, his routine is called.
 2008
                                        DEFL
                                                 . MFLAG
                                                                         ! Make reference
 0572
          OA
                                CUI1:
                                        LD
                                                A. (BC)
                                                                         1 (A) 1= .MFLAG
 0573
          OF
                                        RRCA
                                                                         : Check bit O for user processing
 0574
          DC 201F
                                        CALL
                                                 C. UIVEC
                                                                         : If specified, call user's routine
 0577
          C3 007A
                                        JP
                                                 INTXIT
                                                                         : Return
                                        STPRIN - Single Step Return
                                1 1 1
                                        Return to here from single step interrupt.
 057A
         F6 10
                                STPRTN: OR
                                                CB.SSI
                                                                         : Set single ster inhibit
         D3 F0
 057C
                                                 (OP.CTL).A
                                        OUT
                                                                         : Disable the interrupt
  2009
                                        DEFL
                                                CTLFLG
 057E
          12
                                                 (DE) A
                                        LD
                                                                         : Set the new flas values
 057F
         E6 20
                                        AND
                                                CB. MTL
                                                                         : Are we in monitor mode?
 0581
          C2 00E4
                                        JP
                                                 NZ,MTR
                                                                         1 Yer, set there.
 0584
         C3 2022
                                        JP
                                                UIVEL+3
                                                                         1 ... else so see user.
                                        SSTI
                                111
                                .
  0587
          32 2009
                                SST11
                                        LD
                                                 (CTLFLG) . A
                                                                         ! Set new flas values
 058A
          E1
                                        POP
                                                 HL
                                                                         .
                                        JP
 058B
          C3 007A
                                                 INTXIT
                                                                         1
                                111
                                        TALT - Test for alternate registers.
                                1
  058E
          3A 2008
                                TALTI
                                        LD
                                                 A. (.MFLAG)
                                                                         : Get .MFLAG
 0591
          E6 20
                                        AND
                                                UO.ALT
                                                                         t Alternate registers?
 0593
          07
                                        RLCA
                                                                         1 Rotate bit into place for display
 0594
          2F
                                        CPL
                                                                     ! Make it 'on' and the rest 'off'
          C9
 0595
                                        RET
                                                                         1
                                111
                                        HLIHL - Load (HL) indirect through (HL).
          7E
 0596
                                HLIHLI
                                        LD
                                                 A. (HL)
                                                                         : Get low byte
 0597
          23
                                        INC
                                                 HL
```

LD

H. (HL)

MACRO-80 3.35

PAGE

1 Get high byte

06-Sep-80

1-56

'FPM/80 -- H8/DG-80 Front Panel Monitor'

0598

```
'Miscellaneous Monitor Subroutines'
                                                                           : Set low byte in place.
 0599
          6F
                                         LD
                                                 L.A
 059A
          6.9
                                         RET
                                         TSTREG - TSTREG tests for (PC) or (IY) display and
                                 111
                                         returns the proper value. This is done to keep
                                         the (PC) on key '6' for compatibility with PAM/8.
                                                                           1 Was it (PC)?
                                 TSTREG: CP
                                                  5
  059B
          FE 05
                                                                           1 Yer.
                                         JR
                                                  Z.PCREG
  059D
          28 09
                                         CP
                                                                           : How about (IY)?
          FE 07
  059F
                                                  NZ. TESTR1
                                                                           1 Nore, so around.
                                         JR
  05A1
          20 02
                                         LD
                                                  A.5
                                                                           : Make it right for (IY)
  05A3
          3E 05
                                 TESTR1: RLCA
                                                                           1 (A) != (A) # 2
          07
  05A5
                                         DEFL
                                                  REGI
  2005
                                                  (DE),A
                                                                           : Set remister index
  05A6
          12
                                         LD
                                                                           1 Return
          C9
                                         RET
  05A7
                                                                           : Fix for (PC)
                                 PCREG:
                                                  A. 7
  05A8
          3E 07
                                         LD
                                         JR
                                                  TESTR1
                                                                           1 Go finish up ...
          18 F9
  05AA
                                          SIM - Set Interrupt Mode.
                                 111
                                          SIM is called every clock interrupt to insure that the
                                          interrupt mode currently set agrees with that which is
                                          indicated in .MFLAG.
                                                                           1 Get value for (I)
  05AC
          3A 203A
                                 SIM:
                                         LD
                                                  A. (IR)
                                                                           : Set it.
          ED 47
                                          LD
                                                  I.A
  05AF
                                                  HL. . MFLAG
                                                                           : Get the flas
          21 2008
                                          L.D.
  05B1
                                          BIT
                                                  2. (HL)
                                                                           : See if clock is wanted.
  05B4
          CB 56
                                          CALL
                                                  Z.SYSCLK
                                                                           : Yes, do it.
          CC 0524
  05B6
                                                                           : See if no clock wanted.
  05B9
          CB 76
                                          BIT
                                                  6. (HL)
                                                                           : Say all done.
                                                  NZ.CLKFIN
  05BB
          20 AC
                                          JR
                                                  A. (HL)
  O5BD
          7E
                                          L.D
                                                                           t Check for interrupt mode 1 set
          E6 10
                                          AND
                                                  UO. IM1
  OSBE.
                                          OR
                                                  LOW(Z. IMO)
                                                                           t Make either IMO or IM1 opcode.
          F6 46
  0500
          47
                                          LD
                                                  B.A
                                                                           : Set into (B)
  0502
                                          LD
                                                  C. HIGH(Z. IMO)
                                                                           : Set high byte of instruction into (C)
  0503
          OE ED
                                                                           1 Put the whole thing into memory and
  0505
          ED 43 2002
                                          LD
                                                  (IOWRK), BC
                                                  IOWRK
                                                                              so execute it ...
  0509
          C3 2002
                                          JP
                                          INIT2 - Initialize monitor stack, Cassette USART,
                                  111
                                                  NMI and IM1 vectors. & Real Time Clock.
                                  1
                                                                           1 Address of default timer constant
                                 FPMCLK
                                          EQU
                                                  X 0804
  0804
                                                                           t High Memory address
                                  INIT2:
                                         DEC
  O5CC
          F9
                                          LD
                                                  SP.HL
                                                                           : Set stack pointer
  O5CD
                                          LD
                                                  HL.FPMCLK
                                                                           : Put the clock in 1st 5 bytes
  05CE
           21 0804
                                                  (CLKPTR).HL
                                                                           t of available address space.
                                          LD
  05D1
           22 203B
```

MACRO-80 3.35

06-Sep-80

'FPM/80 -- H8/DG-80 Front Panel Monitor'

1-57

| | | Front Panel Moni | tor | MACRO-80 3.35 06 | -Sep-80 PA | GE 1-58 |
|--|--|------------------|---|--|---|--|
| 0.5D4 0.5D7 0.5DA 1.5DD 1.5DF 1.5DF | 21 FEOC 22 0805 31 0405 31 0405 31 0405 | | | HL500 FFMCLR+11+HL HL COUTUP HL CLOROR | t Set it f | in a second (2ms / tic) or our clock tal (PC) address *return" address |
| | | | | OP.TPG).A | Tiles Set 8 5) | to no marity 1 store Lox |
| 00E6 03E9 05EC 05EE | 21 45ED 22 2037 3E 69 32 2034 | | LD LD LD | HL.Z.RETN (UIVEC+24),HL A.MI.RET (UIVEC+21).A | FRETN' Set for RET' Set for | etruction. |
| | | 4 | Initia | lize the clock to a | 00100100,000 | |
| 05F1 05F3 05F6 05F7 05F9 05F9 05FA 05FC | OE OS 2A 203B 54 5D 1B 70 ED 88 C3 005A | | LD LD LD UEC LD LDDR UP | C.S HL.(CLKPTR) D.H E.L DE (HL).B | t Start if | |
| | | 111 | SAVALX | - Called to allow: | space for NMI ent | ry. |
| 05FF 0602 0603 0604 0607 | 21 000E 39 E5 11 2009 C3 006A | SAV | ALX: LD ADD PUSH LD JP | HL.14 HL.SP HL DE,CTLFLO SAVALR | | Address of user's (SP) on stack as "register" ish up. |
| | | 111 | IMOD1 - | - Check for IM1 on (| a level 7 interru | urt. |
| 060A 060B 060E 0610 | F5 3A 2008 E6 10 20 04 | IMO | D1: PUSH LD AND JR | AF A.(.MFLAG) UO.IM1 NZ.IMOD1. | : Save (AF : Get .MFL : See if : IM1. so | .AG IMI is set |
| 0612 0613 | F1 C3 2031 | | POP | AF UIVEC+18 | : Get PSW : Go to u | back ser's level 7 routine |
| 0616 0617 061A 061B 061C | F1 CD 2034 F3 CF C9 | IMO | D1.: POP CALL DI RST RET | AF UIVEC+21 08 | | er's IM1 routine. rrupts for the clock it. |

1-59 MACKO-80 3.35 06-Sep-80 PAGE 'FPM/80 -- H8/DG-80 Front Panel Monitor' "Constants" SUBTTL 'Constants' I/O routines to be copied into and used in RAM. 111 MI.RET t 'RET' opcode PRSROM: DEFB 061D C9 DEFB 14 1 Resister index 061E OE 0 : DSPROT DEFB 061F 00 t DSPMOD DEFB 0620 02 1 .MFLAG DEFB 0621 00 t CTLFLG 0622 00 DEFB 0 1 REFIND DEFB 0623 01 .LIST TESTEQ \$.X'700' . DEPHASE EQU ?END OA6D* TESTEQ (?END-?START).X'0800' | Must be EXACTLY 2K (2048 bytes) SUBTIL 'RAM Cell Definitions'

OA6D

| | 111 | The fol | lowing locations | are used by the front panel monitor. |
|------|----------|--|------------------|---|
| | | | | are over the front paner monitor. |
| | | . PHASE | X'2000' | |
| 2000 | START | DEFS | 2 | Dump starting address |
| 2002 | IOWRKI | DEFS | 2 | : Input/Output work area |
| 2004 | PRSRAM | EQU | \$ | 이번 경우에 생산이 이 나를 가게 되었다면 하는데 |
| 2004 | FROME | DEFS | ī | The following cells initialized from (RET) opcode |
| 2005 | REGI: | DEFS | 1 | 1 Index of resister under display |
| 2006 | DSPROT: | DEFS | 1 | Period flas byte |
| 2007 | DSPMOD: | | i | 1 Display mode |
| 2008 | . MFLAG: | DEFS | 1 | User options flag |
| | 1 | W-441 Sc | | See UO.XXX bits described at front. |
| 2009 | CTLFLG: | DEFS | 1 | Front panel control bits. |
| 200A | REFIND: | The second secon | 1 | Refresh index (O to 7) |
| 0007 | PRSL | EQU | #-PRSRAM | End of ROM initialized area |
| 2008 | FPLEDS | EQU | • | Front panel LED display area |
| 200B | ALEDSI | DEFS | 6 | Six LEDs for address |
| 2011 | DLEDS: | DEFS | 3 | Three LEDs for data |
| 2014 | ABUSS: | DEFS | 2 | : Address buss (memory under display) |
| 2016 | RCKA: | DEFS | î | RCK save area |
| 2017 | CRCSUM: | | 2 | 1 CRC checksum |
| 2019 | TPERRX: | | 2 | Tape error exit address |
| 201B | TICCNT: | | 2 | : Clock 2 ms counter |
| 201D | REGPTR: | DEFS | 2 | Register contents pointer |
| 201F | UIVEC | EQU | | : User interrupt vectors |
| 201F | 01120 | DEFS | 3 | |
| 2022 | | DEFS | 3 | Jump to clock processor |
| 2025 | | DEFS | 3 | ! Jump to single step processor |
| 2028 | | DEFS | 3 | t Jump to I/O 3. (HDOS console) |
| 202B | | DEFS | 3 | 1 Jump to 1/0 4. |
| 202E | | DEFS | | 1 Jump to 1/0 5. |
| 2031 | | V-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1 | 3 | Jump to I/O 6. |
| 2034 | | DEFS | | : Jump to I/O 7. (HDOS SCALL routine) |
| 2037 | | DEFS | 3 | ! Jump to Interrupt Mode 1 routine ! Jump to NMI routine |
| 203A | IRI | DEFS | 1 | 1 Storage for (I) remister |
| 203B | CLKPTR: | DEFS | 2 | : Pointer to clock area |
| 203D | | DEFS | 3 | t Unused bytes |
| | | TESTEO | \$,X'2040' | : Should be at end of scratch rad. |
| | | | | |

. DEPHASE

'FPM/80 -- H8/DG-80 Front Panel Monitor' MACRO-80 3.35 06-Sep-80 "RAM Cell Definitions"

1-61

PAGE

OAAD" 00 DEFB

END

CPYROM

S

| Macros: | | | | | | | |
|---------|-----------|-----------------|---------------|---------|-----------------------|---------|-----------|
| FILL | NLIST | SCALL | TESTEO | | | | |
| Symbols | 1 | | | | | | |
| #UDD | 196F | 1040 | 2005 | | 000B | . 2MHZ | 0052 |
| . 4MHZ | 0038 | .CLRCO | 0007 | . CONSL | 0006 | .CTLC | 0021 |
| EXIT | 0000 | .LOADO | 0008 | MELAG | 2008 | PRINT | 0003 |
| SCIN | 0001 | ?ABORT | 00921 | 2AD1 | 0123 | 2AD2 | 0127 |
| ?BOOT | 1F2D | ?BOOTA | 1F5A | 2BOOTL | 0058 | 2CR | 0030 |
| 7CH2 | 005A | ?D.CON | 2048 | 2D.RAM | 20A0 | 2DRAML | 001F |
| ?END | OA6D | PEXIT | 0087 | PIOUNI | 2131 | ?ROMAD | 8000 |
| ?STACK | 2280 | ?START | 026D | 2V.ERR | 008C | ?VLOOP | 007A |
| eework | 8101 | A.STX | 0002 | A.SYN | 0016 | ABORT | 0166 |
| ABTMSG | 0259 | ABUSS | 2014 | ALARM | 025E | ALEDS | 2008 |
| ALL64K | 000F | BADALT | 0455 | BANKO | 0001 | BANK1 | 0002 |
| BANK2 | 0004 | BANK3 | 0008 | BCDV | 0012 | BDROM | 0000 |
| BOARDO | 0000 | BOARD1 | 0010 | BOARD2 | 0020 | BOARDS | 0030 |
| BOARD4 | 0040 | BOARDS | 0050 | BOARD6 | 0060 | BOARD7 | 0070 |
| BOOTUP | 04F5 | BPROM | 0000 | CB.CLI | 0040 | CB.MTL | 0020 |
| CB.SPK | 0080 | CB.SSI | 0010 | CKHEX | 042E | ULK2 | 009A |
| CLK3 | 009D | CLK4 | 0006 | CLKFIN | 0569 | CLKPTR | 203B |
| CLKTST | 0540 | CLOCK | 0081 | CPYROM | 00001 | CRC | 02E7 |
| CRC1 | O2EE | CRC2 | 0304 | CRCSUM | 2017 | CTC | 027A |
| CTLA | 0001 | CTLB | 0002 | CTLC | 0003 | CTLD | 0004 |
| CTLFLG | 2009 | CUII | 0572 | DCROM | 0000 | DED | 0352 |
| DHEX | 040E | DHEX1 | 0416 | DLEDS | 2011 | DL.Y | 002B |
| DM. MR | 0000 | DM. MW | 0001 | DM. RR | 0002 | DM. RW | 0003 |
| DOCTAL | 035B | DODA | OBEE | DSP | O4EC | DSPA | 03FE |
| DSPMOD | 2007 | DSPROT | 2006 | DUMP | 0202 | ENL | 008A |
| ERROR | 00D2 | ESC | 001B | EXIT | 0067 | FALSE | 0000 |
| FNC. | 047F | FNTBL | 0485 | FPLEDS | 200B | FPMADR | 0000 |
| FPMCLK | 0804 | FPMLEN | 0700 | FUNCT | OIAE | FUNCT. | 0461 |
| 60 | 0192 | GU. | 0033 | H17ADR | 1800 | H17LEN | 0800 |
| HLIHL | 0596 | HORN | 0260 | HRNO | 0263 | HRN2 | 0270 |
| IHB | 0340 | IHB1 | 0342 | IMOD1 | 060A | IMOD1. | 0616 |
| IN | 017D | INBYTE | 0336 | INIT | 003B | INITO | 0000 |
| INITI | 0046 | INITIA | 004F | INIT2 | 05CC | INT1 | 8000 |
| INT2 | 0010 | INT3 | 0018 | INT4 | 0020 | INTS | 0028 |
| INT6 | 0030 | INTZ | 0038 | INTXIT | | INWORD | 0332 |
| IOB | 043B | IOB1 | 043D | IOWRK | 2002 | IP.PAD | OOFO |
| IP. TPC | 00F9 | IP. TPD | OOFS | IR | 203A | IXITI | 0052 |
| LAST | 0167 | LOAO | OIBA | LOAI | 01E2 | LOAD | 0187 |
| LOOP1 | 0025 | LOOP2 | 0031 | LRA | 0327 | LRA. | 032A |
| MASTER | 0000 | MEMM | 0173 | MI.ANI | 00E6 | MI.HLT | 0076 |
| MI. IN | OODB | MI. INC | 0030 | MI.LDA | 003A | MI.LXI | 0011 |
| MI.OUT | 0003 | MI.RET | 0009 | MTR | OUE4 | MTR1 | OVES |
| MTR4 | 0106 | MTR5 | 0129 | MTRA | 0137 | MTRA | 011D |
| NEXT | 015A | NHEX | 0439 | NL | 000A | NMI | 0066 |
| NOALTR | 0459 | NUMFUN | 0004 | OCTAL1 | 0360 | OCTAL2 | OBDE |
| ODSPLY | FFFF | OKMSG | O1EA' | OP.CIL | OOFO | OP.DIG | OOFO |
| OP.RAM | 003F | OP. SEG | OOF1 | OP. TPC | OOF 9 | OP. TPD | 00F8 |
| OUT | 0180 | PCREG | 05A8 | PLWAIT | 015A | PRSL | 0007 |
| PRSRAM | 2004 | PRSROM | 061D | R#W | 0156 | RCK | 03B0 |
| RCK1 | 03B7 | RCK2 | 0306 | RCK3 | 03D2 | RCKA | 2016 |
| REFIND | 200A | REGI | 2005 | REGM | 0144 | REGPTR | 201D |
| RMEM | 0181 | RNB | 02D9 | RNB1 | 02DD | RNP | 02DS |
| ROMDIS | 0080 | RT.BP | 0002 | RT.CT | 0003 | RT.MI | 0001 |
| RTMO | 0000 | SAE | 0133 | SAV1 | 0077 | SAVALL | 005A |
| CALLS C | A 15 1 16 | (0.00 t (0.0 t) | A SEC SEC SEC | A | AND R. O. O. WHEN LT. | A 2 2 4 | A 80 M AT |

| 'FPM/80 | H8/I | DG-80 Fro | nt Pane | I Monitor | 8 | MACRO-8 | 0 3.35 | 06-Sep-80 |
|-------------|---------|-----------|---------|---------------|-------|---------|--------|-----------|
| RAM Ce | 11 Defi | nitions' | | | | | | |
| SST1 | 0587 | SSTEP | 0195 | STACK | 0900 | START | 2000 | |
| STPRTN | 057A | SUBV | 0002 | SYSCK1 | 052C | SYSCLK | 0524 | |
| SYSINI | 0000 | TAB | 0009 | TALT | 058E | TER1 | 0290 | |
| TER3 | 028D | TESTRI | 05A5 | TFT | 025B | TICCNT | 201B | |
| TPABT | 02A4 | TPERR | 0285 | TPERRX | | TPXIT | 02AA | |
| TRUE | FFFF | TSTREG | | UCI.ER | | UCI.IE | 0002 | |
| UCI.IR | 0040 | UCI.RE | 0004 | UCI.RO | | UCI.TE | | |
| UFD | 0370 | UFD1 | | UIVEC | | UMI.16 | | |
| UMI.1B | 0040 | UMI.1X | | UMI.2B | | UMI.64 | | |
| UMI.HB | 0080 | UMI.L5 | 0000 | UMI.L6 | | UMI.L7 | 0008 | |
| UMI.L8 | 0000 | UMI.PA | 0010 | UMI.PE | | UO.ALT | 0020 | |
| UO.CLK | 0001 | UO. DDU | 0002 | UO. HEX | 0008 | UO.HLT | 0080 | |
| UO. IMI | 0010 | UO.NFR | 0040 | UO.RCK | 0004 | USR.FE | 0020 | |
| USR. OE | 0010 | USR.PE | 0008 | USR.RR | | USR. TE | 0004 | |
| USR. TR | 0001 | V. ERR | 022D | VER | 0001 | VERIFY | 0179 | |
| VWAIT | O1CE | | 020A | WME2 | 0244 | WMEM | OIFC | |
| WNB | 0314 | WNBI | 0315 | WNP | 030F | | 04AD | |
| XCHGR. | 04DF | | | XDMEM | 04A3 | Z.IMO | ED46 | |
| Z.RETN | 45ED | HDAO! L | 0.100 | A POLITICAL A | 21113 | | | |
| E & PSE-TIN | 4060 | | | | | | | |

No Fatal error(s)

1

PAGE

S-1