

Instruction Manual

DG-FP8

**Including:
DG-SS-1
DG-RD-1
FPM/80**

P.O. Box 1124
1827 South Armstrong
Denison, Texas 75020



TABLE OF CONTENTS

	PAGE
GENERAL DESCRIPTION.....	1
THEORY OF OPERATION.....	3
SYSTEM OPERATION.....	4
CLOCK INTERRUPTS.....	4
FPM/80 DISPLAYS.....	4
KEYPAD OPERATION UNDER FPM/80.....	5
DISPLAYING & ALTERING MEMORY LOCATIONS.....	6
DISPLAYING & ALTERING REGISTERS.....	7
Z80 ALTERNATE REGISTERS.....	8
ALTERING THE CONTENTS OF A SELECTED REGISTER.....	9
PROGRAM EXECUTION CONTROL.....	10
TAPE FACILITIES.....	11
I/O FACILITIES.....	11
USING INTERRUPTS.....	11
OTHER FPM/80 FACILITIES.....	13
INSTALLATION INSTRUCTIONS.....	16
APPENDIX A: MEMORY CONSIDERATIONS.....	19
APPENDIX B: SYSTEM PATCHES.....	21
APPENDIX C: DG-80 & ROM DISABLE CONSIDERATIONS.....	26
WARRANTY.....	28

CP/M is a registered trademark of Digital Research of Pacific Grove, California.
Heath, HDOS, H8, and PAM-8 are registered trademarks of the Heath Company.
Z80 is a registered trademark of Zilog Corporation.

The DG Electronic Developments Co. Model FP-8 is a hardware/firmware package designed for use with the DG-80 CPU board in the Heath H8 computer. The package consists of the following components:

FPM/80 Panel Monitor Firmware on a 2716 EPROM
 DG SS-1 Front Panel Modification Board
 DG RD-1 Disk Controller Modification Board

The FPM/80 Panel Monitor provides all features and functions of the Heath PAM-8 monitor as well as the following advanced features:

GENERAL FEATURES

Split octal or hexadecimal display & entry
 Two keystroke display of memory contents pointed to by any register
 Maintains all major PAM-8 entry points
 User real time clock
 Automatically sets PC register to disk system boot address on power-up
 Provides software support for DG-ADP4 4 MHz disk system conversion
 Provides software support for hardware assisted "single-step" operation

Z80 FEATURES

Display and alter all primary and alternate CPU registers
 Display and alter index registers IX and IY
 Provides for non-maskable interrupt entry
 Support for Z80 'Interrupt Mode 1'
 Display and alter interrupt vector register

The DG-SS1 and DG-RD1 are modification boards used to support several of the features provided by the FPM/80 monitor. These boards "plug-in" in place of IC's on the appropriate H8 system boards and no alteration to the Heath circuit boards is required. (See the "System Installation" portion of this manual for more information on the SS1 and RD1 boards.)



The following operation information for the FPM/80 monitor is provided in a format and order similar to that used in the Heath PAM-8 Operation Manual. As mentioned previously, all standard PAM-8 features and functions are provided by FPM/80 and these are therefore not treated in detail in this manual. The user is referred to the appropriate section of the Heath PAM-8 manual for use of these functions. All unique FPM/80 features are discussed in the following pages.



NOTE: IT IS STRONGLY RECOMMENDED THAT THE USER REVIEW THE HEATH PAM-8 MANUAL BEFORE READING THIS MANUAL.

THEORY OF OPERATION

The DG-FP8 ROM contains two components:

- 1) Front panel monitor program--FPM/80
- 2) System initialization program--SYSINIT.

The FPM/80 is normally furnished to operate from RAM in low memory beginning at 000 000 split octal. SYSINIT is provided in position independent code so that the FP8 ROM may be located at any location in the available memory space. A standard system would use the FP8 ROM and the Heath H17 disk ROM on the DG-80 CPU board with the CPU on-board memory address set to some location in high memory.

(See the FP8 INSTALLATION INSTRUCTIONS portion of this manual for a discussion of ROM location considerations.) Upon system power-up or MASTER CLEAR, the following events will take place under SYSINIT:

- 1) SYSINIT transfers the contents of the Heath H17 disk ROM to low RAM beginning at 030 000 split octal.
- 2) Using the Heath front panel 2ms clock, SYSINIT determines if the CPU is operating at the standard clock frequency of 2 MHz or the optional frequency of 4 MHz.
- 3) If the system is operating at 4 MHz, then timing-loop constants are patched in the H17 disk control area of memory.
- 4) The FPM/80 monitor and the remainder of SYSINIT are transferred to low RAM beginning at 000 000 split octal.
- 5) The proper byte is written to I/O port 077 to turn off the CPU ROM and turn on all RAM of the DG-64D memory board (board ID 0) if this board is being used. (Note that this byte will also turn off the CPU ROM if the DG-CMD1 ROM disable port is being used. This information will be ignored in systems not using the DG-64D or DG-CMD1 or in which port 077 is not being used.)
- 6) SYSINIT jumps to FPM/80 to begin the monitor setup.



SYSTEM OPERATION

CLOCK INTERRUPTS

As mentioned in the Heath PAM-8 manual, a 2ms hardware clock interrupt is provided by the H8 front panel. This clock interrupt is derived from the system clock frequency by dividing it by 4096. Thus the time between hardware clock interrupts depends on the system clock frequency. Without modification, this hardware clock would occur once every 1ms if a 4.096 MHz system clock were used. One purpose of the DG-SS1 modification board is to divide the system clock frequency by two when a 4 MHz system clock is used so the H8 front panel clock will always occur at approximately 2ms intervals.

USING RST & RTM

The RST and RTM commands of the FPM/80 are identical in function to those commands in PAM-8. The RST (MASTER CLEAR) is executed by simultaneously pressing the 0 and RST 0 (D) keys on the H8 front panel. The RTM function is a single key function in the FPM/80 to eliminate the occasional glitches present when using the double key PAM-8 RTM. The RTM function is executed by pressing the RTM (E) key.

FPM/80 DISPLAYS


Upon power-up or MASTER CLEAR, the displays of the H8 computer using FPM/80 will be octal (offset octal for 16 bit quantities) as in PAM-8. However, the FPM/80 also provides an option of hexadecimal display. To enter the HEX display (and entry) mode, the user must press the FNCTN (C) key followed by the HEX (1) key. All displays

(register and memory) will then appear in hexadecimal until this two keystroke sequence is repeated.

Conversion from binary to octal to hexadecimal is as follows:

<u>BINARY NUMBER</u>	<u>OCTAL NUMBER</u>	<u>HEX NUMBER</u>
0000	0	0
0001	1	1
0010	2	2
0011	3	3
0100	4	4
0101	5	5
0110	6	6
0111	7	7
1000	10	8
1001	11	9
1010	12	A
1011	13	B
1100	14	C
1101	15	D
1110	16	E
1111	17	F

Sixteen bit numbers may be converted to hexadecimal and offset octal as follows:



KEYPAD OPERATION UNDER FPM/80

The H8 keypad under FPM/80 operates as under PAM-8 with the following exceptions (see FIG. 1 for keypad layout)


- 1) The 'C' key on the front panel is used to enter the hex digit "C" when in hex entry mode: is used as a "FUNCTION" (FNCTN) key to select options requiring two keystrokes: or is used to cancel previous keypad entries as in PAM-8.
- 2) When in the hexadecimal alter mode, all keys represent digits (0 through F) until alteration is complete. (See altering memory locations section for clarification.)
- 3) Several keys control alternate modes of operation which will be described in the appropriate sections of this manual.



- 4) The 'repeat' rate of functions when holding keys down continuously has been doubled.

FIGURE 1

KEY TOPS FOR USE WITH FP8



D-5 ELECTRONIC DEVELOPMENTS CO.

DISPLAYING AND ALTERING MEMORY LOCATIONS

Upon power-up or MASTER CLEAR the Heath H8 will display the PC contents in octal display mode. Display and alteration of memory contents in the octal mode is identical to that using PAM-8. However, the FPM/80 monitor also allows display and alteration of memory contents in hexadecimal. This may be accomplished in the following manner:

- 1) To enter the hexadecimal display mode, press the FNCTN (C) key followed by the HEX (1) key.
- 2) To display a memory location, press the MEM (E) key followed by the four digit hexadecimal address desired. Note that when the MEM key is pressed while in the hexadecimal display mode, ALL keys are interpreted as legitimate character entries UNTIL four hex digits have been entered.
- 3) At this time, the four digit hexadecimal address will appear on the left-hand side of the display and the two-digit contents of this location will appear on the right-most two digits of the display:



REPRESENTATIVE EXAMPLE

FF	FF	12
----	----	----

- 4) To alter the contents of the displayed memory location, press the ALTER (D) key followed by the two hexadecimal digits representing the data byte desired. Note that when the ALTER key is pressed while in the hexadecimal display mode, ALL keys are interpreted as legitimate character entries until two hex digits have been entered. After two hex digits are entered the memory address increments by one and the ALTER mode is exited. Thus, the ALTER key MUST be pressed for EACH hex data byte entered into memory.

Stepping through memory using the + (A) key and the - (B) key is the same for the FPM/80 as the PAM-8 monitor except that if the hexadecimal display mode is being used, the ALTER key must be pressed to alter EACH location. Note that no efficiency of entry is lost using the hex entry mode since three keystrokes are required for data entry in either hex or octal entry mode.

DISPLAYING AND ALTERING REGISTERS

The FPM/80 monitor allows display and alteration of the 8080 CPU registers as well as additional registers of the Z80 CPU. To specify a CPU register, press the REG (F) key followed by the register name given in the following table. The contents of the selected register will be displayed on the 6 left-most digits of the display when in the octal display mode (4 digits when in hexadecimal mode) and the register name will be displayed on the two left-most digits of the right hand group of displays: note that when in the memory display mode, hexadecimal data is displayed in the two right-most digits (left hand digit blank) and when in the register display mode, the register name is displayed in the two left-most digits (right hand digit blank) of the right hand group of H8 displays.



TABLE 1: REGISTER DISPLAY FORMAT

KEY	BYTE 1		BYTE 2		DISPLAYED NAME	COMMENTS
SP (1)	000 00	THROUGH 377 FF	000 00	THROUGH 377 FF	<i>SP</i>	STACK POINTER
AF (2)	000 00	377 FF	000 00	377 FF	<i>AF</i>	AF REGISTER PAIR
BC (3)	000 00	377 FF	000 00	377 FF	<i>BC</i>	BC REGISTER PAIR
DE (4)	000 00	377 FF	000 00	377 FF	<i>DE</i>	DE REGISTER PAIR
HL (5)	000 00	377 FF	000 00	377 FF	<i>HL</i>	HL REGISTER PAIR
PC (6)	000 00	377 FF	000 00	377 FF	<i>PC</i>	PROGRAM COUNTER
IX (7)	000 00	377 FF	000 00	377 FF	<i>IX</i>	INDEX REGISTER X
IY (8)	000 00	377 FF	000 00	377 FF	<i>IY</i>	INDEX REGISTER Y

Note that the registers A, B, C, D, E, H, and L are eight bit registers and their values will lie in the range 000 through 377 octal or 00 through FF hex. The program counter, stack pointer, index register X and index register Y are sixteen bit registers and will be displayed as 6 digit offset octal or four digit hexadecimal values.

Z80 ALTERNATE REGISTERS

The general purpose registers (A, B, C, D, E, H, L and the processor status word) have been duplicated in the Z80 microprocessor so that there is actually a 'primary' register set and an 'alternate' register set. Either of these register sets (but not both!) may be active at a given time. To select the contents of the alternate register set, press the FNCTN (C) key followed by the REG' (3) key.

To return to the original contents of the primary registers, again press the FNCTN key followed by the REG' key. Each time this sequence is pressed, the contents of the two register sets are 'swapped' so that execution is always from the primary registers. When contents of the alternate register set are in use, the register name will be displayed with a prime symbol to the right,

PRIMARY AF	becomes	ALTERNATE AF'
AF		AF'

NOTE: When the alternate register set is selected, prime symbols will be displayed with the PC, SP, IX, and IY registers although there are no alternates for these registers. These prime symbols serve only as a reminder that the alternate register set contents are in use.

ALTERING THE CONTENTS OF A SELECTED REGISTER

Altering register contents using the FPM/80 monitor is accomplished in the same manner as register alteration under PAM-8 when the octal display mode is used. Select the desired register, press the ALTER (D) key and punch in the six digits representing the desired register contents. When operating in hexadecimal display mode, press ALTER (D) followed by the four desired hexadecimal digits. Remember that when in the hexadecimal entry mode, all keys are interpreted as legitimate character entries until the current operation is completed. Therefore four digits must be entered (two bytes) before another monitor function is attempted. When the two bytes have been entered, the alter mode will be exited and the current register pair will continue to be displayed. Stepping



through the registers to view their contents may be accomplished using the + (A) key and the - (B) key as in PAM-8.

An additional register function available under FPM/80 is the XDSP function. When viewing the contents of a register pair (such as HL, BC, etc.) it is often desired to view the memory contents pointed to by the register pair contents interpreted as a memory address. This is accomplished by first viewing the desired register pair, then pressing the FNCTN (C) key followed by the XDSP (2) key. The display will then show the memory address represented by the register pair contents in the left-most six digits (4 digits when in the hex display mode) and the contents of that memory location in the right-most digits.

PROGRAM EXECUTION CONTROL

Execution of programs under FPM/80 is identical to that operation under PAM-8. To initiate program execution, place the address of the first instruction to be executed in the program counter and then press the GO (4) key. The computer will then execute instructions until a HALT instruction is executed (breakpointing) or the RTM function is selected from the front panel keypad. Of course, a MASTER CLEAR will also end program execution, however, NO register contents or flags will be preserved!

Single step operation is provided under the FPM/80 monitor by use of the DG-SS1 hardware modification board. With this modification, single step operation of the FPM/80 monitor is identical to that described for PAM-8. NOTE: The DG-SS1 hardware modification is absolutely necessary for single step operation of FPM/80 and

will not operate properly under PAM-8.

TAPE FACILITIES

Operation of the cassette tape facilities of FPM/80 is identical to that of PAM-8 with the exception of the RTM function which is not operational in the standard version of FPM/80. A special version of FPM/80 (FPM/80T) is available from DG Electronic Developments Co. which provides the standard Heath RTM function. We refer the user to the Heath PAM-8 manual for a discussion of the tape facilities and their use.

I/O FACILITIES

Operation of the I/O facilities provided by FPM/80 is identical to that of PAM-8 when operating in the octal display mode. These same facilities are available also in the hexadecimal display mode using the hexadecimal entry instructions given in the memory section of this manual.

ADVANCED CONTROL

The following facilities of FPM/80 are exactly as described in the "ADVANCED CONTROL" section of the Heath PAM-8 manual:

16-BIT TICK COUNTER
USING THE KEYPAD
DISPLAY USAGE

USING INTERRUPTS

The Z80 microprocessor possesses several interrupt modes and features which are not available with the 8080A microprocessor. A discussion of the three Z80 interrupt modes as well as the Z80 non-maskable interrupt (NMI) may be found in the DG Electronic Developments Co. DG-80 Z80 CPU instruction manual. The following



interrupt support is provided under the FPM/80 monitor:

Z80 INTERRUPT MODE 0

This interrupt mode is identical to the single interrupt mode provided by the 8080A microprocessor and is the mode in use upon power-up or MASTER CLEAR of the Z80 microprocessor. Operation of interrupts in this mode is identical to that described in the Heath PAM-8 manual. Refer to the FPM/80 source listing for specific information interrupt vectors.

Z80 INTERRUPT MODE 1:

Z80 Interrupt Mode 1 is discussed fully in the DG-80 Operation Manual. When operating the DG-80 in Interrupt Mode 1, all interrupts received are vectored via a CALL instruction through UIVEC+21. The contents of UIVEC+21 are initialized upon power-up or MASTER CLEAR to a RET instruction. If the user sets Interrupt Mode 1, he should first be sure to install the appropriate vector pointing to his handling routine.

Z80 INTERRUPT MODE 2:

No support is offered under FPM/80 for Z80 Interrupt Mode 2.

Z80 NON-MASKABLE INTERRUPT (NMI):

The Z80 CPU provides a non-maskable interrupt (i.e. this interrupt cannot be disabled through software) and this interrupt is supported under FPM/80. All non-maskable interrupt requests are passed directly through UIVEC+24. Initially this vector is set to RETN (return from non-maskable interrupt) and should be set by the user when desired.

OTHER FPM/80 FACILITIESH17 DISK SUPPORT:

The FPM/80 monitor provides software support for hardware assisted operation of the Heath H17 disk system at a CPU clock frequency of 4 MHz. The DG-ADP4 conversion module is required for 4 MHz operation.

H17 SYSTEM BOOT:

Upon power-up or MASTER CLEAR the program counter will be displayed on the H8 front panel and will contain the value 004 365 split octal. If the GO (4) key is pressed at this time, disk system boot will begin. Disk system boot may be initiated when in the monitor mode by pressing the FNCTN (C) key followed by the BOOT (0) key. Thus it is not necessary to set the PC to any predetermined value to boot the system. These features are provided as a convenience to the user, however, the disk system may still be booted by entering the value 030 000 split octal into the PC and then pressing the GO (4) key.

REAL-TIME CLOCK:

FPM/80 provides the user with a real time clock (SYSCLK), which is stored at a location pointed to by CLKPTR in the following format:

CLKPTR-4	HOURS	(0-23)
CLKPTR-3	MINUTES	(0-59)
CLKPTR-2	SECONDS	(0-59)
CLKPTR-1	MSEC/2	
CLKPTR+1	CLOCK TIMING CONSTANT	

NOTE: The values in the above table are actually displayed on the



H8 front panel in octal or hex, depending on the mode in use. Upon power-up or MASTER CLEAR, CLKPTR has the value 010 004 split octal. The clock timing constant represents the number of 2ms intervals (tics) that will be interpreted as 1 second. This constant may be altered by the user to compensate for disk system I/O or other interrupt disabling functions which might affect timing. The real time clock may also be moved by the user to other locations in memory by transferring CLKPTR-4 through CLKPRT+1 to the desired location and plugging the appropriate address into CLKPTR. (The user is referred to the FPM/80 source listing for further information.) Upon power-up or MASTER CLEAR, the clock is initialized to 00:00:00 and may be set by the user by altering the appropriate memory locations. The clock also increments the date maintained in HDOS when midnight (24:00:00.00) is reached, however, no provision is made for change of month.

MEMORY DISPLAY THROUGH INDIRECT ADDRESS:

Contents of a memory location pointed to by a 16 bit address made up of the contents of two consecutive memory locations may be viewed under FPM/80 by a simple two keystroke sequence. When viewing a memory location in the memory mode, press the FNCTN (C) key followed by the XDSP (2) key. This will cause the display to 'jump' to a memory address derived by using the displayed data byte as the low-order byte and the data byte contained in the next consecutive memory location as the high-order byte of a 16 bit memory address. For example, consider the following memory contents:

ADDRESS	DATA
040 100	303
101	110
102	040
.	.
.	.
.	.
040 110	000

The contents of location 040 100 represent a JUMP instruction for the 8080A or Z80 CPU. If the user wished to view the contents of the location to be 'jumped to' using PAM-8, he would first increment the memory address to find the low-order byte 110, increment the memory address once again to find the high-order byte 040, then press MEM followed by the six digit address 040 110 to find that the jump would be to the NOP instruction at that location. Under FPM/80, the user would find the JUMP instruction at 040 100, increment the memory address one location to the low-order byte, then press the FNCTN (C) key followed by the XDSP (2) key. The display will automatically 'jump' to the memory location 040 110 and display the memory contents of that location.


INSTALLATION INSTRUCTIONS

Installation of the DG-FP8 firmware/hardware package is straightforward but does depend somewhat on the desired system configuration. The FP8 was designed primarily for use with the H8 incorporating the H17 disk system, however, the monitor (FPM/80) will operate beautifully with the Heath cassette tape system as well. If you are not using the H17 disk system, then you should ignore the steps below marked with an asterisk (*). Always double check each step when performed and reread the instructions when in doubt about a specific step. Note that in some of the following steps you will remove and/or replace IC's. Proper care should be taken to avoid damage to these devices.

- 1) Turn off the H8 computer system completely and unplug the line cord.
- 2) Remove the computer top cover and tie bracket as well as the gray front cover. This front cover is held in place by two screws at the bottom and two screws just inside the computer at the top.
- 3) Examine the lower, left hand corner of the Heath front panel circuit board and locate the following two IC's:

IC #	TYPE	HEATH PART #
108	7474	443-6
109	74LS04	443-755

- 4) Remove the above IC's from the front panel circuit board and install them in the DG-SS1 circuit board as shown in the figure below:




Note that pin 1 (the notched end) of each IC should be toward the top of the board.


- 5) Examine the CLOCK jumper on the DG-SS1 circuit board to determine if it is set to the clock frequency you intend to use (either 2 or 4 MHz).

The jumper should connect from the center hole to the hole labelled with your desired clock frequency. Alter this jumper if necessary.

- 6) Plug the DG-SS1 circuit board into the IC sockets labelled IC 108 and IC 109 on the front panel circuit board. The board should plug in so that the writing on it is "right-side-up" as viewed from the front of the computer. Be very careful to line up the pins of the board plugs with the sockets on the front panel. DO NOT FORCE THE BOARD! It should fit snugly but not be difficult to plug in.
- 7) Examine the back side of the gray front cover of the computer where the plastic "HEATHKIT" emblem is affixed. The two fastening posts will be held to the front panel by one of two types of fasteners, either a thin metal fastener resembling a lockwasher or a thicker stamped fastener resembling a common machine nut. If the nut type fastener is used on your panel, remove the right hand fastener and replace it with the fastener supplied with this package. After replacing the fastener (or if this replacement was not necessary) use a pair of wire-cutters or a hobbyknife to cut the right hand plastic post to a height of no more than 1/16" above the fastener. Replace the gray front panel on the computer. NOTE: This modification is necessary to allow the front panel to fit properly with the DG-SS1 board installed.
- 8) Remove the CPU card from the computer and set it aside temporarily.
- 9)* Remove the disk controller board from the H8 computer.
- 10)* Locate U20 (74LS132 or 74132) and remove this IC from the disk controller board.
- 11)* Install the 74LS132 (74132) from step 10 above on the DG-RD1 circuit board as shown below:



- 12)* Plug the DG-RD1 circuit board into socket U20 on the disk controller board as illustrated below. Orient the board such that the writing faces the heat sink bracket. The 74LS132 (74132) will appear upside-down as it did when it was removed.



- 13)* Locate U14 (Heath part #444-19) on the disk controller circuit board and carefully remove the ROM. Plug this ROM into socket U11 on the DG-80 Z80 CPU board. BE SURE THAT PIN 1 (MARKED BY A SMALL DOT AT THE NOTCHED END OF THE ROM) IS LOCATED AT THE PIN 1 POSITION OF THE SOCKET!!
- 14)* If you plan to operate your system at a system clock frequency of 4 MHz, refer to the DG-ADP4 instructions for installation of this adapter. Otherwise, reinstall the disk controller board in the H8 mainframe.
- 15) Locate the DG-FPM/80 ROM in the FP8 package and install this ROM at U10 on the DG-80 CPU board. The notched end of the ROM should be TOWARD the edge connector.
- 16) Refer to the DG-80 instruction manual for switch and jumper descriptions. Set the following switches and jumpers on the board:

Jumper "A" (U10)	18 TO CS 19 TO A10 21 TO +5
Jumper "B" (U11)	18 TO CS 19 TO A10 21 TO +5
MEM SPACE [¶]	0K, 1K, 2K, 3K 'ON' ALL OTHERS OPEN ('OFF')
J9	1K JUMPED TO "A" 2K, 3K JUMPED TO "B"

[¶]If the disk system is NOT being used, then the 2K and 3K switches should be OPEN ('OFF').

- 17) Refer to the "MEMORY CONSIDERATIONS" section of this manual for a discussion of various system configurations and using this information set the 'MEM ADDR' and 'WAIT ADDR' switches on the DG-80 CPU for YOUR configuration.
- 18) Install the DG-80 CPU in your H8 computer being careful to orient pin 1 of P/S 201 properly.
- 19) Locate the keytop stickers in the FP8 package and install these as shown in the figure on page 6.
- 20) Plug in the computer and turn the power switch to "ON". The computer should 'beep' and come on in the monitor mode. The display should show the PC contents as 004 365. If this is not the case, turn off the computer and recheck the installation procedure.
- 21) Turn off the computer. Replace the tie bracket and top cover of the computer. Installation of the DG-FP8 package is now complete.

APPENDIX A: MEMORY CONSIDERATIONS

The DG-FP8 hardware/firmware package is compatible with many memory configurations. The absolute minimum configuration would utilize 16K of RAM running from 0K to 16K and no ROM disable port. FPM/80 would occupy 1792 bytes of RAM beginning at 0K as well as use the first 64 bytes of RAM beginning at 8K (040 000). This system would operate with the Heath cassette system but would not provide enough free RAM for operation with the H17 disk system. In this case, the CPU on-board MEM ADDR switch would be set to occupy some space above 16K. (Remember, the necessary CPU ROM information is transferred from the CPU on-board ROM to low RAM during system initialization.)

The DG-FP8 may be used with up to 56K of system RAM without using a ROM disable port. In this case, the ROM on the CPU board should be addressed at the first available 8K block above the system RAM. For example, if 56K of system RAM was being used, this RAM would occupy the space from 0K up to 56K, and the MEM ADDR switch on the DG-80 CPU would be set at 56K. This system would allow 48K of usable RAM when running HDOS or 56K of usable RAM when running CP/M.

The usable system RAM space may be expanded by using a ROM disable port such as the DG-CMD1.* The SYSINIT program contained in the DG-FP8 package will turn off the CPU memory using this device allowing 64K of RAM in the computer.[¶] Thus 56K of RAM may be used under HDOS or 64K of RAM may be used under CP/M. If a ROM disable port other than the DG-CMD1 is used, it must be addressable at I/O address 077 octal and capable of interpreting a logic "1"

on data bus bit D7 as "ROM DISABLE TRUE".

The DG-64D 64K memory board offers the simplest system for use with the FP8 package. A ROM disable port is available on the DG-64D and is fully compatible with the DG-FP8. During SYSINIT, the CPU memory will be disabled using the DG-64D on-board ROM disable port and the full 64K of RAM on the board will be enabled. In this case, the MEM ADDR switch on the DG-80 should be set at 48K and the B3 (block 3) switch on the DG-64D should be set to 'OFF'. For further information on this mode of system operation, see the DG-64D Operations Manual.

WAIT STATES

Wait states should not be required when operating the system at 2.048 MHz using standard memory boards available. If the system will be operated at 4 MHz, the DG-64D may be used with NO wait states. Other memory boards may require the insertion of wait states for 4 MHz operation and this may be accomplished using the WAIT ADDR switch on the DG-80 CPU. Refer to the DG-80 CPU Operation Manual for information on the use of wait states to utilize slower memory in the system.

*WARNING: A modification to your DG-80 CPU may be necessary for this mode of operation. See Appendix C.

¶ A patch MUST be installed in the HDOS to run the system with 64K of RAM. See Appendix B for information on this patch.

APPENDIX B: SYSTEM PATCHES

The following HDOS system patches may be installed using the "Patch" program (Patch.ABS) provided on the Heath distribution diskette and may only be used with HDOS Ver. 1.6.

The symbols used in the instructions are given in the following format:

[CR] CARRIAGE RETURN

[CTRL D] SYMBOL FOR CONTROL "D" SEQUENCE.

Underlined text is used to indicate operator input from the console. The patch listing will give the display you will see on the console. All underlined characters are to be entered by the user. Note, XXX refers to a quantity which will not be altered by the user.

DO NOT ATTEMPT TO PATCH YOUR DISTRIBUTION DISKETTE!!

HDOS MEMORY SIZING PATCH

HDOS was originally designed to operate in a system using ROM (Read Only Memory) somewhere in the memory space. This patch will allow HDOS to operate with 64K of RAM (Random Access Memory) yet still properly determine the usable memory space. You should begin with a bootable diskette which contains the patch program (Patch.ABS). After booting the diskette proceed through the following steps. If you make an error, the patch program will tell you to restart the procedure. The diskette will not actually be patched until all of the following steps have been completed successfully.

[


```

>PATCH [CR]
PATCH ISSUE # 50.05.00
FILE NAME? HDOS.SYS [CR]
PATCH ID? IEGJIH [CR]
PREREQUISITE CODE? IFBEIADPGEFFCF [CR]
ADDRESS? 2271 [CR]
002271=XXX/ [CR]
002272=XXX/ [CTRL D]
ADDRESS? 24 [CR]
000024=061/315 [CR]
000025=200/376 [CR]
000026=042/054 [CR]
000027=XXX/ [CTRL D]
ADDRESS? 211 [CR]
000211=041/041 [CR]
000212=227/000 [CR]
000213=047/050 [CR]
000214=056/044 [CR]
000215=000/050 [CR]
000216=044/007 [CR]
000217=176/176 [CR]
000220=064/064 [CR]
000221=276/276 [CR]
000222=167/167 [CR]
000223=302/302 [CR]
000224=216/214 [CR]
000225=047/047 [CR]
000226=XXX/ [CTRL D]
ADDRESS? 5372 [CR]
005372=054/212 [CR]
005373=040/303 [CR]
005374=157/205 [CR]
005375=162/053 [CR]
005376=040/341 [CR]

```

005377=106/061 [CR]
006000=151/200 [CR]
006001=154/042 [CR]
006002=145/345 [CR]
006003=163/076 [CR]
006004=040/177 [CR]
006005=104/074 [CR]
006006=141/350 [CR]
006007=155/041 [CR]
006010=141/000 [CR]
006011=147/000 [CR]
006012=145/042 [CR]
006013=144/215 [CR]
006014=056/047 [CR]
006015=212/311 [CR]
006016=303/000 [CR]
006017=205/000 [CR]
006020=053/000 [CR]
006021=XXX/ [CTRL D]
ADDRESS? [CTRL D]
PATCH CHECK CODE? BEEBOHMF
PATCH ISSUE # 50.05.00
FILE NAME? [CTRL D]

>

THE FILE HAS NOW BEEN PROPERLY PATCHED.

SPACES HAVE BEEN INSERTED TO ENHANCE READABILITY BUT SHOULD NOT
BE USED WHEN MAKING ENTRIES!

1

DRIVE SPEED TEST PATCH

This patch may be used to adapt the HDOS drive speed test for use with systems operating at a 4 MHz clock frequency. You should begin with a bootable diskette containing the patch program (Patch.ABS). After booting the diskette, proceed through the following steps. If you make an error, the patch program will tell you to restart the procedure. The diskette will not actually be patched until all of the following steps have been completed successfully.

Boot the system and type PATCH

```

>PATCH [CR]
PATCH ISSUE # 50.05.00
FILE NAME? TEST.ABS [CR]
PATCH ID? KHOJEO [CR]
PREREQUISITE CODE? IFBEIADPGEFFCF [CR]
ADDRESS? 45136 [CR]
045136=041/315 [CR]
045137=233/367 [CR]
045140=045/066 [CR]
045141=XXX/ [CTRL D]
ADDRESS? 66367 [CR]
066367=040/041 [CR]
066370=103/233 [CR]
066371=117/045 [CR]
066372=056/247 [CR]
066373=054/170 [CR]
066374=040/037 [CR]
066375=061/107 [CR]
066376=071/171 [CR]
066377=067/037 [CR]
067000=071/117 [CR]
067001=012/311 [CR]
067002=XXX/ [CTRL D]
ADDRESS? 55346 [CR]
055346=060/064 [CR]
055347=060/132 [CR]
055350=XXX/ [CR]
ADDRESS? [CTRL D]
PATCH CHECK CODE? LECCCGIF
PATCH ISSUE # 50.05.00
FILE NAME? [CTRL D]

```

>

The file has now been properly patched.

SPACES HAVE BEEN INSERTED TO ENHANCE READABILITY BUT SHOULD NOT
BE USED WHEN MAKING ENTRIES!

APPENDIX C: DG-80 & ROM DISABLE CONSIDERATIONS

In order to utilize RAM in the full 64K memory space of the H8 computer, a ROM disable port must be used. Furthermore, care must be taken to insure that the CPU data bus output buffers are not active at the same time that memory board buffers are attempting to place data on the bus. DG-80 CPU's with serial numbers 118904031 or 123708025 and greater have been modified to assure that this data bus contention will not occur and no modification is required. However, DG-80's with the following serial numbers must be modified as follows for proper operation with a ROM disable port such as the DG-CMD1. Please note that this modification is not required if your system incorporates the DG-64D bank-select memory board with the FP8 monitor package.

SERIAL NUMBERS: 112604000 through 118804030
115608000 through 123608024

On the Heath 8080 CPU board for the Heath H8, jumper 'K' allows the user to determine if the data bus buffers are active during on-board memory access or disabled. The DG-80 operates in the manner of the Heath CPU when Heath jumpers 'K₁' and 'K₂' are shorted. In this mode, the data bus buffers are active during on-board memory access. The following simple modification may be made to the DG-80 to allow the buffers to be disabled during on-board memory access:

- 1) Place the DG-80 before you with the component side up and the edge-connector to the right.
- 2) Near the lower center of the board, locate the solder pad immediately below and between the silkscreened © symbol and the '1980' symbol.

- 3) On the component side of the board, cut the trace that runs from this solder pad toward the edge-connector. (This trace turns toward the top of the board about $\frac{1}{4}$ " from the solder pad.)
- 4) Locate U13 on the CPU board and determine pin 8 of this IC.
- 5) Turn the board over to the solder side and again carefully locate pin 8 of U13.
- 6) Solder a wire jumper from pin 8 of U13 to the pad located in step 2. Run this jumper on the solder side of the board.
- 7) Recheck your work and then install the CPU board and check for proper operation.

WARRANTY

NO WARRANTY EXPRESSED OR IMPLIED IS ASSOCIATED WITH THIS PRODUCT EXCEPT FOR THE WARRANTY THAT THE GOODS ARE PRODUCED IN A PROFESSIONAL MANNER AND IN ACCORDANCE WITH THE SPECIFICATIONS SUPPLIED. DG ELECTRONIC DEVELOPMENTS CO. SHALL NOT BE LIABLE FOR ANY INJURY, LOSS OR DAMAGE, DIRECT OR CONSEQUENTIAL ARISING OUT OF THE USE OF OR THE INABILITY TO USE THIS PRODUCT.

FPM/80 REAL-TIME CLOCK DEMONSTRATION

The following program was included as a demonstration of the FPM/80 Real-Time Clock. This program may be assembled using the Heath assembler (ASM.ABS) and must be used with the FPM/80 monitor.

DRIVE SPEED TEST PATCH

This patch may be used to adapt the HDOS drive speed test for use with systems operating at a 4 MHz clock frequency. You should begin with a bootable diskette containing the patch program (Patch.ABS). After booting the diskette, proceed through the following steps. If you make an error, the patch program will tell you to restart the procedure. The diskette will not actually be patched until all of the following steps have been completed successfully.

Boot the system and type PATCH

>PATCH [CR]

PATCH ISSUE # 50.05.00

FILE NAME? TEST.ABS [CR]

PATCH ID? KHOJEO [CR]

PREREQUISITE CODE? IFBEIADPGEFFCF [CR]

ADDRESS? 45136 [CR]

045136=041/315 [CR]

045137=233/367 [CR]

045140=045/066 [CR]

045141=XXX/ [CTRL D]

ADDRESS? 66367 [CR]

066367=040/041 [CR]

066370=103/233 [CR]

066371=117/045 [CR]

066372=056/247 [CR]

066373=054/170 [CR]

066374=040/037 [CR]

066375=061/107 [CR]

066376=071/171 [CR]

066377=067/037 [CR]

067000=071/117 [CR]

067001=012/311 [CR]

067002=XXX/ [CTRL D]

ADDRESS? 55346 [CR]

055346=060/064 [CR]

055347=060/132 [CR]

055350=XXX/ [CTRL D]

ADDRESS? [CTRL D]

PATCH CHECK CODE? LECCGIF

PATCH ISSUE # 50.05.00

FILE NAME? [CTRL D]

>

The file has now been properly patched.

SPACES HAVE BEEN INSERTED TO ENHANCE READABILITY BUT SHOULD NOT BE USED WHEN MAKING ENTRIES!

APPENDIX C: DG-80 & ROM DISABLE CONSIDERATIONS

In order to utilize RAM in the full 64K memory space of the H8 computer, a ROM disable port must be used. Furthermore, care must be taken to insure that the CPU data bus output buffers are not active at the same time that memory board buffers are attempting to place data on the bus. DG-80 CPU's with serial numbers 118904031 or 123708025 and greater have been modified to assure that this data bus contention will not occur and no modification is required. However, DG-80's with the following serial numbers must be modified as follows for proper operation with a ROM disable port such as the DG-CMD1. Please note that this modification is not required if your system incorporates the DG-64D bank-select memory board with the FP8 monitor package.

SERIAL NUMBERS: 112604000 through 118804030
115608000 through 123608024

On the Heath 8080 CPU board for the Heath H8, jumper 'K' allows the user to determine if the data bus buffers are active during on-board memory access or disabled. The DG-80 operates in the manner of the Heath CPU when Heath jumpers 'K₁' and 'K₂' are shorted. In this mode, the data bus buffers are active during on-board memory access. The following simple modification may be made to the DG-80 to allow the buffers to be disabled during on-board memory access:

- 1) Place the DG-80 before you with the component side up and the edge-connector to the right.
- 2) Near the lower center of the board, locate the solder pad immediately below and between the silkscreened © symbol and the '1980' symbol.

- 3) On the component side of the board, cut the trace that runs from this solder pad toward the edge-connector. (This trace turns toward the top of the board about $\frac{1}{4}$ " from the solder pad.)
- 4) Locate U13 on the CPU board and determine pin 8 of this IC.
- 5) Turn the board over to the solder side and again carefully locate pin 8 of U13.
- 6) Solder a wire jumper from pin 8 of U13 to the pad located in step 2. Run this jumper on the solder side of the board.
- 7) Recheck your work and then install the CPU board and check for proper operation.

18

19

20

21

22

23

24

25

26

27

28

29

30

31

APPENDIX D

FPM/80 Memory Map

This memory map reflects usage after SYSINIT has transferred ROM code into RAM and disabled the CPU on-board ROM. Therefore the entire occupied address space is made up of RAM.

	End of Address Space (64K)
Stack Area	Stack begins at upper boundary of RAM and will use a maximum of 120 ₈ (80 ₁₆) bytes under FPM/80.
User Area	
Monitor RAM	040 100 64 Bytes
H17 DISK code	040 000 2K Bytes
HDOS Work Area	030 000 1K Bytes
	024 000
*	
	010 000
	2048 Bytes
FPM/80	000 000

*Care should be used when utilizing this RAM space as future DG or Heath products may occupy portions of this RAM.

APPENDIX E: HEATH SOFTWARE PATCHES

The following Heath/Microsoft software products for CP/M require simple patches to operate properly on systems incorporating the DG-FP8 monitor package and/or the DG/Magnolia version of CP/M. The user should first transfer the file to be patched onto a diskette he plans to use as his "system" diskette.

WARNING: DO NOT ATTEMPT TO PATCH THE SOFTWARE DISTRIBUTION DISKETTE!!

The system should then be booted and the indicated file patched using DDT as outlined below. All console output is shown in these procedures with user input underlined for clarity. Note that a carriage return (RETURN) should be pressed after each full line of user input.

PATCH FOR MICROSOFT BASIC VERSION 4.83

Patch the file MBASIC.COM as follows:

```
A><u>DDT MBASIC.COM
DDT VERS 2.2
NEXT PC
4F00 0100
-E4D3A,4D8D,0
-E3DAA,3DD0,0
-G0
```

```
A><u>SAVE 79 MBASIC.COM
```

```
A>
```

This patch is now complete.

PATCH FOR MICROSOFT BASIC VERSION 5.21:

Patch the file MBASIC.COM as follows:

```
A><DDT MBASIC.COM
DDT VERS 2.2
NEXT PC
6100 0100
-F5F08,5F5B,0
-F4793,47B9,0
-G0
A>SAVE 97 MBASIC.COM
A>
```

This patch is now complete.

PATCH FOR MICROSOFT BASIC COMPILER:

Patch the file BASCOM.COM as follows:

```
A>DDT BASCOM.COM
DDT VERS 2.2
NEXT PC
7D00 0100
-S400C
40DC C1 00
40DD C4
-A412A
412A JMP 4151
412D
-G0
A>SAVE 125 BASCOM.COM
A>
```

This patch is now complete.

MICROSOFT COBOL-80 VERSION 4.01:

Patch the file COBOL.COM as follows:

```
A>DDT COBOL.COM  
DDT VERS 2.2  
NEXT PC  
7200 0100  
-F6199,61F0,0  
-G0
```

```
A>SAVE 114 COBOL.COM
```

```
A>
```

This patch is now complete.

MICROSOFT M80 ASSEMBLER:

This patch is only required for M80 as distributed with the Microsoft COBOL-80 package. Patch the file M80.COM as follows:

```
A>DDT M80.COM  
DDT VERS 2.2  
NEXT PC  
4C00 0100  
-F4392,43E9,0  
-G0
```

```
A>SAVE 76 M80.COM
```

```
A>
```

This patch is now complete.

DG-ADP4
INSTALLATION
USER NOTES

INTRODUCTION

The DG-ADP4 provides for operation of the Heath H17 disk system with a system clock frequency of 4 MHz. This modification is required because the H17 disk controller timing is based on the CPU clock frequency. The ADP4 modifies disk controller timing so that the H17 disk system operates properly with the DG-80 Z80 CPU at a clock frequency of 4 MHz. No special tools or skills are required for installation of the DG-ADP4 as the board simply plugs directly into IC sockets on the H17 disk controller board.

The DG-ADP4 is designed for use in conjunction with the DG-80 CPU and requires the use of the DG-FP8 hardware/firmware support package. These components along with the DG-64D memory board provide the H8 user with a powerful yet flexible 4 MHz Z80 based computer system.

DG-ADP4 OPERATION


Operation of the Heath H17 disk system with the DG-ADP4 is virtually identical to normal H17 operation. The user may notice an increase in the number of "soft" (recoverable) errors the system encounters during read/write of a diskette which was "SYS-GENED" with the system operating at 2 MHz. As explained in the Heath HDOS operations manual, these errors are not serious and should not effect normal system operation.

DG-ADP4 INSTALLATION

- Ø) Turn off and unplug the H8 computer.
- 1) Remove the H17 disk 'Controller Board' from the computer and place the board on the table before you with the edge-connector to your right.
- 2) Locate U2 and U3 on the left-hand side of the disk controller board. These are both 74LS161 IC's (Heath part number 443-757).
- 3) Remove U2 and U3 from the disk controller board and install them on the DG-ADP4 as shown in figure 1. Be sure to identify pin 1 of these IC's and locate this pin properly during installation.
- 4) Install the DG-ADP4 on the disk controller board at sockets U2 and U3, being sure to carefully align the plug pins with the disk controller board sockets. The "DG-ADP4" nomenclature should be toward the heat sink/mounting bracket of the controller board. You may need to 'guide' the disk capacitor located between U2 and U3 through the slot in the ADP4 circuit board. The plugs should fit 'snugly' but not require undue force to plug-in.
- 5) Set the jumpers on the DG-8Ø Z8Ø CPU board and the DG-SS1 modification board for system operation at 4 MHz. Refer to the appropriate manual for information on these jumper settings.
- 6) Replace the disk controller board in the H8 mainframe. If you are installing the DG-FP8 package in your system, continue with the installation instructions given in that manual. Otherwise installation of the DG-ADP4 is now complete.
- 7) Plug in your computer and check the system for proper operation. NOTE: The jumper in the lower left-hand

corner of the DG-ADP4 should be set to the 4 MHz position. This jumper was included to allow the user to wire an external SPDT switch to the board for remote selection of 2 or 4 MHz operation.

FIGURE 1



WARRANTY

THIS PRODUCT HAS NO WARRANTY; EXPRESSED OR IMPLIED, EXCEPT THAT IT WAS PRODUCED IN A PROFESSIONAL MANNER ACCORDING TO THE SPECIFICATIONS AND DESCRIPTION CONTAINED HEREIN. NEITHER THE SELLER NOR MANUFACTURER SHALL BE LIABLE FOR ANY INJURY, LOSS, OR DAMAGE; DIRECT OR INDIRECT, ARISING OUT OF THE USE OR INABILITY TO USE THE DG-ADP4. THE BUYER ASSUMES ALL RESPONSIBILITY IN ASCERTAINING THE SUITABILITY OF THIS PRODUCT FOR HIS INTENDED USE.

NAME ('FPM80')

TITLE 'FPM/80 -- H8/DG-80 Front Panel Monitor'

SUBTTL 'Introduction.'

.XALL

.Z80

FALSE EQU 0 ; False
TRUE EQU NOT FALSE ; True condition

; Conditional Assembly Parameters

.LIST

ODSPLY EQU TRUE ; Default Display Mode is Octal
RTMO EQU FALSE ; Return to monitor is "RTM-0"

VER EQU 1 ; 1st try.
SUBV EQU 2 ;

BCDV EQU (VER*16)+SUBV ; BCD Version #

IF1

IFT ODSPLY

.PRINTX - Default Display Mode is Octal -

ELSE

.PRINTX - Default Display Mode is Hexadecimal -
ENDC

IFF RTMO

.PRINTX - RTM Keypad Entry is 'RTM' -

ELSE

.PRINTX - RTM Keypad Entry is 'RTM/O' -
ENDC

ENDC

PAGE

0000
FFFF

FFFF
0000
0001
0002
0012

0000'

.COMMENT *

FPM/80 - Z80 Front Panel Monitor Program.

Written by: Bill Parrott & David Carroll

For: D-G Electronic Developments Company
Post Office Box 1124
1827 South Armstrong
Denison, Texas 75020

Copyright 1980, by D-G Electronic Developments

Abstract:

This program resides in the low 1792 bytes of RAM beginning at address 0 of the HEATH H8 computer. Many routines used herein duplicate the functions of the original PAM/8 monitor. This version has been written to maintain complete compatibility with that monitor and applications which utilize its various functions. Because of the many capabilities found in the Z-80 CPU which are not present in the 8080, the way many of the tasks are performed has been revised to take advantage of the superior CPU. In addition, many functions & routines have been added to this monitor to permit the user full Z-80 functionality from the front panel.

NOTE: All of the major PAM/8 entry points have been maintained to help ensure compatibility with existing software including the HDOS & CP/M operating systems.

Features:

Split Octal or Hexadecimal Display & Entry
Support for 4 MHz Operation
Support for Non-maskable interrupts
Support for Z80 Interrupt Mode 1
Display & Alter all Primary & alternate CPU registers
Display & Alter index registers IX & IV
Display & Alter Interrupt Control Vector Register
Maintains all major PAM/8 entry points & functions
Maintains support for cassette tape
Supports hardware assisted 'Single Step' operation
User Real Time Clock in HH:MM:SS.mmm format.
Indexed display of memory through register and indirect through memory contents.

Program ID:

Version 1.1

ROM Cyclic Redundancy Check = 10177

*

SUBTTL 'Interrupt Processing.'
PAGE

0000'

.COMMENT *

Interrupts

FPM/80, like PAM/8, processes all interrupts received in Interrupt Mode 0 & Interrupt Mode 1. In addition, the Z80 Non-maskable interrupt is processed by the monitor.

They are processed as follows:

Interrupt Mode 0

RST USE

- 0 Master Clear. (Never used for I/O or Restart)
- 1 Clock Interrupt. Normally processed by FPM/80, the user may by setting a bit in .MFLAG process the interrupt via a jump through the UIVEC table. Upon entry of the users routine, the stack contains:

(STACK+0) = Return address to FPM/80
(STACK+2) = (STACKPTR+18)
(STACK+4) = (AF)
(STACK+6) = (BC)
(STACK+8) = (DE)
(STACK+10) = (HL)
(STACK+12) = (IY)
(STACK+14) = (IX)
(STACK+16) = (PC)

The user's routine should return to the monitor after processing the interrupt via a 'RET', without enabling interrupts.

- 2 Single Step. Single step interrupts generated by the front panel hardware are processed by FPM/80. Any single step interrupt received when not in monitor mode causes a jump through UIVEC+3. Stack upon user routine entry contains:

(STACK+0) = (STACKPTR+16)
(STACK+2) = (AF)
(STACK+4) = (BC)
(STACK+6) = (DE)
(STACK+8) = (HL)
(STACK+10) = (IY)
(STACK+12) = (IX)
(STACK+14) = (PC)

The user's routine should handle it's own return from this interrupt.

The following interrupts are vectored directly through UIVEC. The user must set up a jump entry in the proper location in UIVEC before any of these interrupts may occur.

- 3 I/O 3. Causes a direct jump through UIVEC+6
(This vector is normally reserved for the console)
- 4 I/O 4. Causes a direct jump through UIVEC+9
- 5 I/O 5. Causes a direct jump through UIVEC+12
- 6 I/O 6. Causes a direct jump through UIVEC+15
- 7 I/O 7. Causes a conditional jump through UIVEC depending on the current interrupt mode. For interrupt mode 0 (8080 mode), a jump is made directly through UIVEC+18. For interrupt mode 1, the user's routine is called through UIVEC+21. Upon the user's return, the clock routine is called and the interrupt is exited.

Interrupt Mode 1

All interrupts received in this mode are vectored via a CALL instruction through UIVEC+21. Upon the user's return, the clock routine is called and the interrupt is exited.

NOTE:

The contents of UIVEC+21 are initialized to a RET instruction. If the user sets IM1, he should first be sure to install the appropriate vector pointing to his routine.

Non-maskable Interrupts

All Non-maskable interrupts are passed directly through UIVEC+24. Initially this vector is set to 'RETN' (Return from Non-maskable Interrupt).

*

SUBTTL 'Assembly Constants.'
PAGE

0000'

```

;
;      Assembly Constants
;

;      I/O Ports

00F0      IP.PAD      EQU      X'F0'      ; Keypad input port
00F0      OP.CTL      EQU      X'F0'      ; Front panel control output port
00F0      OP.DIG      EQU      X'F0'      ; Digit select output port
00F1      OP.SEG      EQU      X'F1'      ; Segment select output port

00F9      IP.TPC      EQU      X'F9'      ; Tape control in
00F9      OP.TPC      EQU      X'F9'      ; Tape control out
00F8      IP.TPD      EQU      X'F8'      ; Tape data in
00F8      OP.TPD      EQU      X'F8'      ; Tape data out

003F      OP.RAM      EQU      X'3F'      ; DG-64D RAM/ROM Control Port

;      ASCII Characters

0016      A.SYN      EQU      X'16'      ; SYNC Character
0002      A.STX      EQU      X'02'      ; STX Character

;      Front panel hardware control bits

0080      CB.SPK      EQU      10000000B  ; Speaker Enable
0040      CB.CLI      EQU      01000000B  ; Clock Interrupt Enable
0020      CB.MTL      EQU      00100000B  ; Monitor Light
0010      CB.SSI      EQU      00010000B  ; Single Step Interrupt Enable

;      Display Mode Flags (In DSPMOD)

0000      DM.MR      EQU      0           ; Memory Read
0001      DM.MW      EQU      1           ; Memory Write (alter)
0002      DM.RR      EQU      2           ; Register Read
0003      DM.RW      EQU      3           ; Register Write (alter)

;      Tape Equivalences

0001      RT.MI      EQU      1           ; Record Type - Memory dump image
0002      RT.BP      EQU      2           ; Record Type - BASIC program
0003      RT.CT      EQU      3           ; Record Type - Compressed text

;      Machine Instructions

```

```

0076      MI.HLT EQU      X'76'      ; Halt
00C9      MI.RET EQU      X'C9'      ; Return
00DB      MI.IN EQU      X'DB'      ; Input
00D3      MI.OUT EQU      X'D3'      ; Output
003A      MI.LDA EQU      X'3A'      ; Load (A) Direct
00E6      MI.ANI EQU      X'E6'      ; AND Immediate with (A)
0011      MI.LXID EQU     X'11'      ; Load Immediate Register (DE)
003C      MI.INCA EQU     X'3C'      ; Increment (A)

;      Z80 Instructions

ED46      Z.IMO EQU      X'ED46'      ; IMO (interrupt 0)
45ED      Z.RETN EQU     X'45ED'      ; RETN (return from NMI) backwards

;;;      User Option Bits.
;
;      These bits are set in .MFLAG

U0.HLT EQU      10000000B      ; Disable HLT processing by monitor
U0.NFR EQU      01000000B      ; No refresh of front panel
U0.ALT EQU      00100000B      ; Alternate registers are on stack
U0.IM1 EQU      00010000B      ; Z80 Interrupt Mode 1 is set
U0.HEX EQU      00001000B      ; Current display is Hexadecimal
U0.RCK EQU      00000100B      ; Disable/enable real time clock
U0.DDU EQU      00000010B      ; Disable display update
U0.CLK EQU      00000001B      ; Allow user processing of clock

.LIST

SUBTTL      '8251 USART Bit Definitions.'
PAGE

```

0000'

;; 8251 USART Bit Definitions
;

; Mode Instruction Control Bits

0040	UMI.1B	EQU	01000000B	; 1 Stop bit
0080	UMI.HB	EQU	10000000B	; 1 1/2 Stop bits
00C0	UMI.2B	EQU	11000000B	; 2 Stop bits
0020	UMI.PE	EQU	00100000B	; Even Parity
0010	UMI.PA	EQU	00010000B	; Use Parity
0000	UMI.L5	EQU	00000000B	; 5 Bit characters
0004	UMI.L6	EQU	00000100B	; 6 Bit characters
0008	UMI.L7	EQU	00001000B	; 7 Bit characters
000C	UMI.L8	EQU	00001100B	; 8 Bit characters
0001	UMI.1X	EQU	00000001B	; Clock X 1
0002	UMI.16X	EQU	00000010B	; Clock X 16
0003	UMI.64X	EQU	00000011B	; Clock X 64

; Command Instruction Bits

0040	UCI.IR	EQU	01000000B	; Internal reset
0020	UCI.RU	EQU	00100000B	; Reader-on control flag
0010	UCI.ER	EQU	00010000B	; Error reset
0004	UCI.RE	EQU	00000100B	; Receiver enable
0002	UCI.IE	EQU	00000010B	; Enable interrupts flag
0001	UCI.TE	EQU	00000001B	; Transmitter enable

; Status Read Commands

0020	USR.FE	EQU	00100000B	; Framing error
0010	USR.OE	EQU	00010000B	; Overrun error
0008	USR.PE	EQU	00001000B	; Parity error
0004	USR.TE	EQU	00000100B	; Transmitter empty
0002	USR.RR	EQU	00000010B	; Receiver ready
0001	USR.TR	EQU	00000001B	; Transmitter ready

SUBTTL 'DG-64D Control Port Definitions'
PAGE

0000'

;;; Bit definitions for the DG-64D Bank Switching RAM Board
;

0080	R0MD1S	EQU	100000000B	; R0M Disable
0001	BANK0	EQU	000000001B	; Select Bank 0 (0 - 16K)
0002	BANK1	EQU	000000010B	; Select Bank 1 (16 - 32K)
0004	BANK2	EQU	000000100B	; Select Bank 2 (32 - 48K)
0008	BANK3	EQU	000010000B	; Select Bank 3 (48 - 64K)
0000	BOARD0	EQU	000000000B	; Select Board 0
0010	BOARD1	EQU	000100000B	; " " 1
0020	BOARD2	EQU	001000000B	; " " 2
0030	BOARD3	EQU	001100000B	; " " 3
0040	BOARD4	EQU	010000000B	; " " 4
0050	BOARD5	EQU	010100000B	; " " 5
0060	BOARD6	EQU	011000000B	; " " 6
0070	BOARD7	EQU	011100000B	; " " 7

NLIST
.LIST

SUBTTL 'Monitor System Initialization Program'
PAGE

026D'

```
.PHASE 0 ; Code is 100% relocatable!
.COMMENT * H8/DG-80 Z-80 System Initialization Program.

This code copies the panel monitor (FPM/80) & the
H17 disk code into low RAM. If DG-64D memory
boards are in use, they should be addressed at
I/O port X'3F' as this routine will finish by
turning on all 64K on board #0 and disabling the
CPU ROM. The system clock speed is also checked,
and if necessary, the proper disk timing constants
are altered for operation at 4 MHz.
```

*

```
;
; System Constant Definitions
;
```

0900	STACK	EQU	X'0900'	; Our stack area
1800	H17ADR	EQU	X'1800'	; Destination for H17 code
0800	H17LEN	EQU	X'0800'	; Size of H17 code
0000	FPMADR	EQU	X'0000'	; Destination for FPM/80 code
0700	FPMLEN	EQU	X'0700'	; Size of FPM/80 code

PAGE

0000

```
;;; Main Code
;
```

0000 SYSINIT:

0000 F3 DI ; Don't bother us, we're busy!

```
;
```

```
Set RAM to known state on DG-64D
```

0001 3E 07 LD A,B0ARD0+BANK0+BANK1+BANK2 ; Turn on 1st 48K on board #0
0003 D3 3F OUT (OP.RAM),A ;

```
;
```

```
Calculate our address so we can know where code source is.
```

0005 31 0900 LD SP,STACK ; Set up a stack
0008 26 C9 LD H,MI.RET ; RET opcode
000A 2E 3C LD L,MI.INCA ; INC A opcode
000C 22 0008 LD (INT1),HL ; Set it in at clock vector
000F CF RST X'08' ; Cause an 'interrupt'

```
;
```

```
Our address is now on the stack
```

0010 2A 08FE LD HL,(STACK-2) ; Get the 'return' address
0013 24 INC H ; FPM Monitor code is in next page
0014 2E 00 LD L,0 ; on a 256 byte boundary.
0016 E5 PUSH HL ; Save that address

0017 11 0700 LD DE,FPMLEN ; Figure out where the H17 code is
001A 19 HL,DE ;
001B 11 1800 LD DE,H17ADR ; Set destination
001E 01 0800 LD BC,H17LEN ; and length.
0021 ED B0 LDIR ; Move it into place

PAGE

0023

```

;
; Determine clock speed (2 or 4 MHz)
;

```

```

0023 AF XOR A ; Get a zero, clear 'Z'
0024 FB EI ; Enable the interrupts

```

```

; At this point, we wait for a clock interrupt, at which time
; the (A) register will be incremented and the 'Z' flag will
; be cleared.

```

```

0025 28 FE LOOP1: JR Z,LOOP1 ; Just waiting around (HO, HUM)

```

```

0027 F3 DI ;
0028 3E F0 LD A,X'F0' ; Re-arm the clock
002A D3 F0 OUT (OP,CTL),A ;

```

```

002C AF XOR A ; Get a zero again & clear 'Z'
002D 21 0000 LD HL,0 ; Zero our counter
0030 FB EI ; Enable interrupts

```

```

; This time, we will increment a counter until a clock interrupt
; occurs. Based upon the contents of the counter after 2 ms, we
; can tell if we're running at 2 or 4 MHz.

```

```

0031 23 INC HL ; Bump counter
0032 28 FD JR Z,LOOP2 ; No interrupt yet ...
0034 F3 DI ; Can't have any more interruptions.

```

```

0035 25 DEC H ; Check counter
0036 20 1A JR NZ,.2MHZ ; If (HL) = 001.224, then 4MHz,
; else, (HL) = 000.310 -> 2MHz.

```

```

; Patch H17 drivers for 4MHz operation

```

```

0038 21 1C57 LD HL,X'1C57'
003B 34 INC (HL)
003C 2E FE LD L,X'FE'
003E 34 INC (HL)
003F 11 2028 LD DE,X'2028'
0042 21 1F5C LD HL,X'1F5C'
0045 73 LD (HL),E
0046 23 INC HL
0047 23 INC HL
0048 72 LD (HL),D
0049 16 B0 LD D,X'B0'
004B 2E 65 LD L,X'65'
004D 73 LD (HL),E
004E 23 INC HL
004F 73 LD (HL),E
0050 23 INC HL
0051 72 LD (HL),D

```

Two character delay before writing

UDLY Count for hole debounce

UDLY Count for hole debounce

Loop count for 25 characters

```

0052
0052      .2MHZ:
0053      E1
0054      11 FFFB
0055      19
0056      11 0800
0057      11 0800
0058      01 0005
0059      ED B0

005F      11 0000
0060      01 0700
0061      ED B0

0067      C3 0800
EXIT:      JP      X'0800'
          .LIST

;          ; This code is copied into low RAM above FPM/80 and then executed
;          ; to turn off the ROM & set the entire 64K address space on DG-64D
;          ; board # 0.
ALL64K EQU BANK0+BANK1+BANK2+BANK3

000F      3E 8F
000B      D3 3F
000C      C7

LD      A,ROMDIS+ALL64K
OUT
RST 0

TESTEQ $,X'0100'
        .DEPHASE

SUBTTL 'Hardware Interrupt Vectors.'
PAGE

```

```

; Get the address of FPM
; Figure out where RAM fix-it-up is.
;
; Area in low memory
; 5 bytes
; Move it.
; (HL) := FPM source code address
; Point to Destination
; Length
; Move it down

```

```

; End of system initialization
; Go turn off ROM & enter FPM

```

.LIST

This code is copied into low RAM above FPM/80 and then executed to turn off the ROM & set the entire 64K address space on DG-64D board # 0.

```

; Turn on all 64K & off ROM, board #0
; Set on all 64K & off ROM
; Enter FPM
; Monitor code must start here.

```


036D

.PHASE 0

```

;
; Interrupt Vectors
;

```

;;; Level 0 - Reset

;; This 'Interrupt' may not be processed by a user program.

0000	11 2004	INIT0:	LD	DE,PRSRAM	; (DE) := RAM destination for code
0003	21 061D		LD	HL,PRSRAM	; (HL) := ROM copy of PRS code
0006	18 33		JR	INIT	; Initialize

; Level 1 - Clock

0008	CD 005A	INT1:	CALL	SAVALL	; Save user registers
000B	16 00		LD	D,0	;
000D	C3 0081		JP	CLOCK	; Process clock interrupt

;;; Level 2 - Single Step

;; If this interrupt is received when not in monitor mode,
;; then it is assumed to be generated by a user program
;; (single stepping at breakpoints). In such case, the
;; user program is entered through (UIVEC+3).

0010	CD 005A	INT2:	CALL	SAVALL	; Save registers
0013	1A		LD	A,(DE)	; (A) := (CTLFLG)
2009			DEFL	CTLFLG	;
0014	C3 057A		JP	STPRTN	; Step return
0017	12		DEFB	BCDV	; Version number (BCD)
				PAGE	

0018

```
;;; I/O Interrupt Vectors.  
;  
;  
; Interrupts 3 through 7 are available for general I/O use.  
;  
; These interrupts are not supported by FPM/80, and should  
; never occur unless the user has supplied the necessary  
; handler routines (through UIVEC).
```

0018 C3 2025 INT3: JP UIVEC+6 ; Jump to user routine

.LIST

; Interrupt 4

0020 C3 2028 INT4: JP UIVEC+9 ; Jump to user routine

.LIST

0028 C3 202B INT5: JP UIVEC+12 ; Jump to user routine

;;; DLY - Delay Time Interval

; ENTRY: (A) = Millisecond delay count / 2

; EXIT: None

; USES: A,F

TESTEQ DLY,X'002B'

002B F5 DLY: PUSH AF ; Save count
002C AF XOR A ; Don't sound horn
002D C3 0263 JP HRNO ; but process as horn.

0030 C3 202E INT6: JP UIVEC+15 ; Jump to user routine

0033 3E D0 GO.: LD A,CB.SSI+CB.CLI+CB.SPK ; Off monitor mode light
0035 C3 0587 JP SST1 ; Return to user Program

0038 C3 060A INT7: JP IMOD1 ; Go test interrupt mode

SUBTTL 'Master Clear Processing.'
PAGE

003B

```

;;;      INIT - Initialize System.
;
;      INIT is called whenever a hardware master clear is initiated.
;
;      Setup FPM/80 control cells in RAM.
;      Decode how much memory exists, set up stack pointer, and
;      enter the monitor loop.
;
;      ENTRY:  From master clear
;      EXIT:   Into FPM/80 main loop

003B      01 0007      INIT:  LD      BC,PRSL      ; (BC) := Length of PRS code
003E      ED B0      LDIR      ; Copy it into RAM

0400      SINCER      EQU      X'0400'      ; Search increment for sizing memory

0400      11 0400      LD      DE,SINCER      ; (DE) := Search increment (1K)
0403      21 2000      LD      HL,START      ; (HL) := 1st RAM - Search increment

;      Determine memory limit

0046      77          INIT1:  LD      (HL),A      ; Restore value read
0047      19          ADD      HL,DE      ; Increment trial address
0048      38 05      JR      C,INIT1A      ; If at end of 64K space.
004A      7E          LD      A,(HL)      ; (A) := Current memory value
004B      35          DEC      (HL)      ; Try to change it ...
004C      BE          CP      (HL)      ; Did we do it?
004D      20 F7      JR      NZ,INIT1      ; Yes, so try for more

004F      C3 05CC      INIT1A: JP      INIT2      ; Finish up initialization

;
;      IXIT1 - Conclusion of INTXIT
;

0052      FD E1      IXIT1:  POP      IV      ; Restore
0054      DD E1      POP      IX      ;
0056      FB          EI      ;
0057      C9          RET      ; To user

;
;      .LIST
;
SUBTTL 'Interrupt Time Subroutines.'
PAGE

```

005A

```

;;; SAVALL - Save all registers on stack
;
; SAVALL is called when an interrupt is accepted, in order to
; save the contents of the user's registers on the stack.
;
; ENTRY: Called directly from interrupt routine
; EXIT: All registers pushed onto stack,
; If not yet in monitor mode, REGPTR = Address of registers
; on stack.
; (DE) = Address of CTLFLG.

TESTEQ SAVALL,X'005A'

005A DD E3 SAVALL: EX (SP),IX ; Set (IX) on top of stack
IRP ?REG,<IY,HL,DE,BC,AF> ; Save registers on stack
PUSH ?REG ;; PUSH Register
ENDM

005C + FD E5 IY ; Do loop around NMI.
005E + E5 HL ; Extra byte
005F + D5 DE
0060 + C5 BC
0061 + F5 AF
0062 C3 05FF JP SAVALLX
0065 00 DEFB 0

; NMI Entry point.

TESTEQ NMI,X'0066'

0066 C3 2037 NMI: JP UIVC+24 ; Go to NMI vector in UIVEC
0069 00 DEFB 0 ; Extra byte

; Continue SAVALL routine

SAVALR: LD A,(DE) ; Get CTLFLG
CPL ;
AND CB,MTL+CB,SSI ; Check for S. Step or Monitor mode
JR Z,SAV1 ; It was, so exit.
LD HL,0 ; Set up REGPTR
ADD HL,SP ; Set it.
LD (REGPTR),HL ; Return
JP (IX)
SAV1:
DEFB 0 ; Extra byte
PAGE

```

007A

; Return to program from interrupt

TESTEQ INTXIT,X'007A'

INTXIT:

IRP ?REG,<AF,AF,BC,DE,HL> ; Remove fake 'stack pointer' &
POP ?REG ; and user's registers.
ENDM ; POP Register
; ;

007A

007A F1 +
007B F1 +
007C C1 +
007D D1 +
007E E1 +
007F I8 D1

POP AF
POP AF
POP BC
POP DE
POP HL
JR IXIT1 ; Go to rest of routine

SUBTTL 'Process Clock Interrupts.'
PAGE

0081

			;;	CLOCK - Process clock interrupts.
			; ;	
			; ;	CLOCK is entered whenever a 2 ms. clock interrupt is processed.
			; ;	
			; ;	TICONT is incremented every interrupt.
			TESTEQ CLOCK,X'0081'	
0081	2A 201B		LJ HL,(TICONT)	; Get TIC counter
0084	23		INC HL	; Increment it
0085	22 201B		LJ (TICONT),HL	; Now put it back
0088	CD 05AC		CALL SIM	; Set interrupt mode
			Refresh Front Panel.	
			;;	
			; ;	This code displays the appropriate pattern on the front panel LEDs. The LEDs are painted in reverse order,
			; ;	from right to left, one per interrupt.
008B	7E		LJ A,(HL)	;
008C	47		LJ B,A	; (B) := Current flag
008D	E6 40		AND UO,NFR	; See if front panel refresh wanted
008F	23		INC HL	;
0090	7E		LJ A,(HL)	; (A) := CTLH LG
0091	4A		LJ C,D	; (C) = 0 in case no panel display
0092	20 09		JR NZ,CLK3	; If not ...
0094	23		INC HL	; (HL) := (REFIND)
0095	35		DEC (HL)	; Decrement Digit Index
0096	20 02		JR NZ,CLK2	; If not wrap-around
0098	36 09		LJ (HL),9	; Wrap digit display around
009A	5E		LJ E,(HL)	;
009B	19		ADD HL,DE	; (HL) := Address of Pattern
009C	4B		LJ C,E	;
009D	B1		OR C	; (A) := Index + fixed bits
009E	D3 F0		OUT (OP.DIG),A	; Select digit
00A0	7E		LJ A,(HL)	;
00A1	D3 F1		OUT (OP.SEG),A	; Select segment
			; ;	See if time to decode display values.
00A3	2E 1B		LJ L,LOW(TICNT)	;
00A5	7E		LJ A,(HL)	;
00A6	E6 1F		AND X'1F'	; Every 32 interrupts
00A8	CC 0370		CALL Z,UFD	; Update front panel displays
			; Exit from clock interrupt	
00AB	01 2009		LJ BC,CTLFLG	;
00AE	0A		LJ A,(BC)	; (A) := CTLFLG
00AF	E6 20		AND CB,MPL	; Monitor mode?
00B1	20 C7		JR NZ,INTXIT	; Yep ...
00B3	OB		DEC BC	;

```

00B4 0A      LD      A,(BC)      ; (A) := .MFLAG
00B5 17      RLA
00B6 38 0E    JR      C,CLK4      ; Skip it.

;      Not in monitor mode, check for a HALT.

00B8 3E 0E    LD      A,14
00BA CD 032A CALL     LRA.
00BD 5E      LD      E,(HL)
00BE 23      INC     HL
00BF 56      LD      D,(HL)
00C0 1B      DEC     DE
00C1 1A      LD      A,(DE)
00C2 FE 76   CP      MI,HLT
00C4 28 0C   JR      Z,ERROR

;      Check for 'Return to Monitor' key entry.

00C6 DB F0   CLK4:  IN      A,(IP.PAD)      ; Get keypad
                    IF      RTMO AND NOT BPRM AND NOT DCROM
                    CP      X'2E'          ; See if '#' and 'O' keys
                    ELSE
                    CP      X'2F'          ; See if '#' key
                    ENDC
00C8 FE 2F   JP      NZ,CUI1
00CA C2 0572 JP      ERROR
00CD 18 03   JR      ; No, allow user processing of clock.
                    ; Go to ERROR

.LIST
SUBTTL 'MTR - FPM/80 Main Executive Loop.'
PAGE

```

00D2

```

;;;
;
; ERROR - Command Error.
;
; ERROR is called as a 'bail out' routine. It resets the
; operational mode to monitor mode & restores the stack pointer.
;
;
; ENTRY: None
; EXIT: To MTR loop.
; CTLFLG set
; .MFLAG cleared
;
; USES: A11

```

TESTEQ ERROR,X'00D2'

```

00D2 21 2008      LD HL,.MFLAG
00D5 7E          LD A,(HL)
00D6 E6 BD      AND X'FF'-UO.DDU-UO.NFR
00D8 77          LD (HL),A
00D9 23          INC HL
00DA 36 F0      LD (HL),CB.SSI+CB.MTL+CB.CLI+CB.SPK
00DC FB          EI
00DD 2A 201D    LD HL,(REGPTR)
00DE F9          LD SP,HL
00E0 CD 025E    CALL ALARM
00E1

```

;;; MTR - Monitor loop.

; This is the main executive loop for the front panel monitor.

```

00E4 FB          MTR: EI
;
00E5 21 00E5      MTR1: LD HL,MTR1
00E8 E5          LD PUSH HL
00E9 01 2007      LD BC,DSPMOD
00EC 0A          LD A,(BC)
00ED E6 01      AND 1
00EF 2F          CPL
00F0 32 2006      LD (DSPROT),A
;
; Read keypad.

```

```

00F3 CD 03B0      CALL RCK
00F6 2A 2014      LD HL,(ABUSS)
00F9 FE 0A        CP 10
00FB CD 042E      CALL CKHEX
00FE 30 06        JR NC,MTR4
0100 5F          LD E,A
0101 2007          DEFL DSPMOD
0102 0A          LD A,(BC)
0103 38 24        RRCA
0105 7B          JR C,MTR5
;
; Read front panel keypad
;
; Check for hexadecimal input
; If in 'always valid' group
; Save value
;
; (A) := DSPMOD
;
; If in alter mode.
; (A) := code

```



```

;      Have a command (not a value).
MTR4:  D6 04      SUB      4      ; (A) := Command
        38 C8      JR       C,ERROR
        5F          LD       E,A
        E5          PUSH    HL
        21 011D     LD       HL,MTR4
        16 00      LD       D,0
        19          ADD     HL,DE
        5E          LD      E,(HL)
        13 19      ADD     HL,DE
        E3          EX      (SP),HL
        11 2005     LD       DE,REGI
        2007        DEFL    DSPMOD
        0A          LD      A,(BC)
        E6 02      AND      2
        0A          LD      A,(BC)
        C9          RET
;
;      Processor jump table.

```

```

MTR4:  75          DEFB     GO-$
        5F          DEFB     IN-$
        61          DEFB     OUT-$
        75          DEFB     SSTEP-$
        90          DEFB     RMEN-$
        DA          DEFB     WMEN-$
        37          DEFB     NEXT-$
        43          DEFB     LAST-$
        89          DEFB     FUNCT-$
        30          DEFB     R$N-$
        4C          DEFB     MEMN-$
        1C          DEFB     REGN-$

        4 - Go
        5 - Input byte
        6 - Output byte
        7 - Single step
        8 - Cassette load
        9 - Cassette dump
        A - Increment display
        B - Decrement display
        C - Function
        D - Toggle Display/Alter modes
        E - Memory mode
        F - Register mode

```

```

;
;      Process memory / register alterations.
;
;      This code is entered if in alter mode & a valid disit
;      (HEX or OCTAL) was entered.
MTR5:  OF          RRCA
        7B          LD      A,E
        DA 0137     JP      C,MTR6
        37          SCF
        CD 0336     CALL    INBYTE
        23          INC     HL
;
;      (A) := Value
;      Is register
;      Indicate 1st disit is in (A)
;      Get octal byte
;      Display next location

```

0133

```

; ; SAE - Store ABUSS and exit.
; ;
; ENTRY: (HL) = ABUSS value
; EXIT: To (RET)
; USES: None

0133 SAE: LD (ABUSS),HL ;
0136 RET ;

; Alter register.

MTR6: PUSH AF ; Save code
      CALL LRA ; Locate register on stack
      AND A ;
      Z,BADALT ; Not allowed to alter (SP)
      INC HL ;
      POP AF ; Restore value & carry flag
      JP INWORD ; Input octal address

0137 F5 ;
0138 CD 0327 ;
0139 A7 ;
013C CA 0455 ;
013F 23 ;
0140 F1 ;
0141 C3 0332 ;

SUBTTL 'Monitor Task Subroutines.'
PAGE

```

0144

```

;;;
;
;      REGM - Enter register display mode.
;
;      ENTRY:  (A) = (DSPMOD)
;              (BC) = DSPMOD
;
REGM:  LD      A,2          ; Set display register mode
        DEFL   DSPMOD
        LD      (BC),A
        DEC    BC
        XOR    A
        LD      (BC),A
        CALL   RCK
        DEC    A
        CP     8
        JP     NC,ERROR
        JP     TSTREG
0144    3E 02          ;
2007    DEFL   DSPMOD
0146    02          ;
0147    0B          ;
0148    AF          ;
0149    02          ;
014A    CD 03B0
014D    3D
014E    FE 08
0150    D2 00D2
0153    C3 059B

```

;;; R\$W - Toggle display / alter modes.

```

;
;      ENTRY:  (A) = (DSPMOD)
;              (BC) = DSPMOD
;
R$W:   DEFL   DSPMOD
        XOR    1
        LD      (BC),A
        RET
0207    EE 01          ;
0156    02          ;
0158    C9          ;
0159

```

;;; NEXT - Increment display element.

```

;
;      ENTRY:  (HL) = (ABUSS)
;              (DE) = REGI
;
NEXT:  INC     HL
        JR     Z,SAE
;      In register mode.
;
        DEFL   REGI
        LD     A,(DE)
        ADD    A,2
        LD     (DE),A
        CP     16
        RET    C
        XOR    A
        LD     (DE),A
        ABORT: RET
015A    23          ;
015B    28 D6

```

```

2005    1A          ;
015D    C6 02          ;
015E    12          ;
0160    FE 10          ;
0161    D8          ;
0163    AF          ;
0164    12          ;
0165    C9          ;
0166
;      (A) := (REGI)
;      Bump register index
;      Set it.
;      Gone too far?
;      No, so exit.
;      Yes, so wrap around to (SP)
;      Set it right this time
;

```

```

; ; ; LAST - Decrement display element.
; ; ;
; ; ; ENTRY: (HL) = (ABUSS)
; ; ; (DE) = REGI
; ; ;
LAST: DEC HL ; Decrement memory address
JR Z,SAE ; If memory display, go store & exit.
; ; ;
; ; ; In register mode.
; ; ;
; ; ; DEFN REGI
; ; ; LD A,(DE)
; ; ; SUB 2
; ; ; LD (DE),A
; ; ; RET NC
; ; ; LD A,14
; ; ; LD (DE),A
; ; ; RET
; ; ;
; ; ; (A) := (REGI)
; ; ; Previous register index
; ; ; Set it.
; ; ; If ok
; ; ; Gone too far, set for (PC).
; ; ; Set it.
; ; ;

```

```

; ; ; MEMM - Enter memory display mode.
; ; ;
; ; ; ENTRY: (BC) = DSPMOD
; ; ;
MEMM: XOR A ; (A) := 0
DEFN DSPMOD
LD (BC),A ; Set display memory mode
DEC BC ; (BC) := DSPROT
LD (BC),A ; Set all periods on
LD HL,ABUSS+1 ; Point to address buss
JP INWORD ; Go set address to display
; ; ;
; ; ; PAGE

```

017D

```

; ; ; IN - Input data byte.
; ; ;
; ; ; OUT - Output data byte.
; ; ;
; ; ; ENTRY: (HL) = (ABUSS)
; ; ;
; ; ; LD C,MI.IN ; (C) := 'IN' opcode
; ; ; DEFB MI.LXID ; ; Gobble up next instruction
; ; ;
; ; ; LD C,MI.OUT ; (C) := 'OUT' opcode
; ; ; LD A,H ; (A) := Value
; ; ; LD B,L ; (B) := Port address
; ; ; DI ; No interrupts, please
; ; ; LD (IOWRK),BC ; Set up I/O instruction in RAM
; ; ; CALL IOWRK ; Do I/O
; ; ; EI ; Ok to interrupt now ...
; ; ; LD H,A ; (H) := Value
; ; ; JR SAE ; Go store & exit.
; ; ;
; ; ; .LIST
; ; ;
; ; ; SUBTTL 'GO & Single Step Functions'
; ; ; PAGE

```

017D OE D8
017F 11

0180 OE D3
0182 7C
0183 45
0184 F3
0185 ED 43 2002
0187 CD 2002
018C FB
018D 67
018E 18 A3

0192

```

;;; GO ~ Return to user mode.
;
; ENTRY: None
GO: JP GO. ; Routine is in 'waste space'

;;; SSTEP ~ Single Step instruction.
;
; ENTRY: None
TESTEQ SSTEP,X'0195'

SSTEP: DI ; Disable interrupts until right time
LD HL,CTLFLG ; Point to CTLFLG
RES 4,(HL) ; Reset Single Step Bit

; Clear 'return' address, fake (SP), and all user registers
IRP ?REG,<AF,AF,AF,BC,DE,HL,IY,IX>
POP ?REG ; POP Register
ENDM

+ F1 POP AF
+ F1 POP AF
+ F1 POP AF
+ C1 POP BC
+ D1 POP DE
+ E1 POP HL
+ FD E1 POP IY
+ DD E1 POP IX

F5 PUSH AF
3A 2009 LD A,(CTLFLG)
D3 F0 OUT (OP.CTL),A
F1 POP AF
FB EI
C9 RET

; Save PSW
; Get CTLFLG
; Arm Single Step interrupt
; Restore User's PSW
; OK to interrupt now
; Go do user's instruction

```

;;; FUNCT ~ Function Key Processor

```

;
;
FUNCT: JP FUNCT. ; Go to real routine

```

SUBTTL 'Cassette Load Routines'
PAGE

01AE C3 0461

01B1

```
;;; RMEM - Load memory from tape.
;
```

```
TESTEQ RMEM,X'01B1'
```

```
01B1 21 02A4 RMEM: LD HL,TPABT ; Set up error exit address.
01B4 22 2019 LD (TPERRX),HL ;
; JP LOAD ;
```

```
;;; LOAD - Load memory from tape.
```

```
;
; Read the next record from cassette tape using the load
; address in the tape record.
```

```
; ENTRY: (HL) = Error exit address
; EXIT: User (PC) on stack set to entry address
; To caller if OK
; To error exit if tape errors detected.
```

```
TESTEQ LOAD,X'01B7'
```

```
FE00 @WORK DEFL (X'100'-RT.MI)*256-256 ; @WORK := - Required type and #
```

```
01B7 01 FE00 LOAD: LD BC,@WORK ; (BC) := @WORK

01BA 02B5 LOAD0: CALL SRS ; Scan for record start
01BD 6F LD L,A ; (HL) := Count
01BE EB EX DE,HL ; (DE) := Count, (HL) := Type and #
01BF 0D DEC C ; (C) := - Next #
01C0 09 ADD HL,BC ;
01C1 7C LD A,H ;
01C2 C5 PUSH BC ; Save type and #
01C3 F5 PUSH AF ; Save type code
01C4 E6 7F AND X'7F' ; Clear end flag bit
01C6 B5 OR L ;
01C7 3E 02 LD A,2 ; Sequence error
01C9 C2 0285 JP NZ,TPERR ; If not right type or sequence
01CC CD 02D5 CALL RNP ; Read entry address
01CF 44 LD B,H ;
01D0 4F LD C,A ; (BC) := Entry address
01D1 3E 0E LD A,14 ;
01D3 D5 PUSH DE ;
01D4 CD 032A CALL LRA. ; Locate register address
01D7 D1 PUP DE ;
01D8 71 LD (HL),C ; Set entry address on stack
01D9 23 INC HL ;
01DA 70 LD (HL),B ;
01DB CD 02D5 CALL RNP ; Read load address
01DE 6F LD L,A ; (HL) := Address, (DE) := Count
01DF 22 2000 LD (START),HL ;

01E2 CD 02D9 LOAD1: CALL RNB ; Read a byte
```

01E5	77		LD	(HL),A	; Store it
01E6	22	2014	LD	(ABUSS),HL	; Set ABUSS for display
01E9	23		INC	HL	; Point to next loc'n
01EA	1B		DEC	DE	; Decrement count
01EB	7A		LD	A,D	; See if more to do
01EC	B3		OR	E	;
01ED	C2	01E2	JP	NZ,LOAI	; Yes ...
01F0	CD	027A	CALL	CTC	; Check tape checksum
				Read next block	
01F3	F1		POP	AF	; (A) := File type byte
01F4	C1		POP	BC	; (BC) := - Last type, last #
01F5	07		RLCA		;
01F6	DA	025B	JP	C,TFT	; All done ... Go turn off tape.
01F9	C3	01BA	JP	LOADO	; ... else, read another record.
			SUBTTL	'Cassette Dump Routines'	
			PAGE		

01FC

```
;;; WMEM - Dump memory to tape.
;
```

```
TESTEQ WMEM,X'01FC'
```

```
01FC 21 02A4 WMEM: LD HL,TPABT ; Set up error exit
01FF 22 2019 LD (TPERRX),HL ;
```

```
;;; DUMP - Dump memory to tape.
;
; Dump specified memory range to cassette tape.
;
```

```
ENTRY: (START) = Start address of dump
        (ABUSS) = End address of dump
        (PC) = Entry address
EXIT: To caller
```

```
TESTEQ DUMP,X'0202'
```

```
0202 3E 01 DUMP: LD A,UCI,TE ; Set up tape control
0204 D3 F9 OUT (OP,TPC),A ; (A) := SYNC character
0206 3E 16 LD A,A.SYN ; (H) := No. of SYNC characters
0208 26 20 LD H,32 ; Write SYNC
020A C0 0314 CALL WNB ; One less to do ...
020D 25 H ; If not done
020E C2 020A JP NZ,WME1 ; (A) := STX character
0211 3E 02 LD A,A.STX ; Write 'Start of Text'
0213 CD 0314 CALL WNB ; (HL) := 0
0216 6C L,H ; Clear CRC
0217 22 2017 LD (CRCSUM),HL ; 1st & last MI record
0218 S101 DEFL (RT,MI+X'80')*256+1 ; (HL) := @WORK
021A 021A LD HL,@WORK ; Write header
0220 2A 2000 CALL WNP ; (DE) := Start address of dump
0223 EB EX DE,HL ; (HL) := Ending address of dump
0224 2A 2014 LD HL,(ABUSS) ; Compute with stop + 1
0227 23 INC HL ; Compute (HL) := (HL) - (DE)
0228 7D LD A,L ;
0229 93 SUB E ;
022A 6F LD L,A ;
022B 7C LD A,H ;
022C 9A SBC A,D ; (HL) := Count
022D 67 LD H,A ; Write count
022E CD 030F CALL WNP ; (PC) index
0231 E5 PUSH HL ;
0232 3E 0E LD A,14 ;
0234 D5 PUSH DE ;
0235 CD 032A CALL LRA. ; Locate (PC) on stack
0238 7E LD A,(HL) ;
0239 23 INC HL ;
023A 66 LD H,(HL) ;
023B 6F LD L,A ; (HL) := Contents of (PC)
```

'FPM/80 -- H8/DG-80 Front Panel Monitor.'
'Cassette Dump Routines'

```

023C CD 030F      CALL WNP      ; Write entry address
023F E1          POP HL        ; (HL) := Address
0240 D1          POP DE        ; (DE) := Count
0241 CD 030F      CALL WNP      ;
                                ;
0244 7E          LD A,(HL)      ; Get a byte
0245 CD 0314      CALL WNB      ; Write it
0248 22 2014     LD (ABUSS),HL  ; Set ABUSS for display
024B 23          INC HL         ; Point to next byte
024C 1B          DEC DE        ; Decrement count
024D 7A          LD A,D        ;
024E B3          OR E          ; Is (DE) = 0?
024F C2 0244     JP NZ,WME2     ; No, do some more.

                                ;
                                ; Write CRC.
                                ;
0252 2A 2017     LD HL,(CROSSUM)
0255 CD 030F      CALL WNP      ; Get CRC
0258 CD 030F      CALL WNP      ; Write it.
                                ;
                                ;
                                ; TFT - Turn off tape.
                                ;
                                ; Stop the cassette player/recorder.
                                ;
                                TESTEQ TFT,X'025B'

TFT: XOR A        ; Get a 0
    OUT (OP.TPC),A ; Send it.

                                SUBTTL 'Front Panel Horn Routine'
                                PAGE

```

025E

```

;;      HORN - Sound the front panel horn
;
; ENTRY: (A) = ms/2
; EXIT:  None
; USES:  A,F

TESTEQ ALARM,X'025E'
TESTEQ HORN,X'0260'

ALARM: LD      A,120/2      ; 120 ms beep
HORN:  PUSH    AF          ; Save count
LD      A,CB,SPK          ; Turn on speaker
HRN0:  EX      (SP),HL     ; Save (HL), (H) := Count
PUSH    DE               ; Save DE
EX      DE,HL            ; (D) := Loop count
LD      HL,CTLFLG        ; Point to CTLFLG
XOR     M               ; Toggle horn bit
LD      E,(HL)           ; (E) := Old CTLFLG value
LD      (HL),A           ; Set on horn in CTLFLG
LD      L,LOW(TICCNT)    ;
LD      A,D              ; (A) := Cycle count
ADD     A,(HL)           ; Value to wait for in TICCNT
HRN2:  CP      (HL)        ; (A) = (TICCNT)?
JP      NZ,HRN2          ; No, wait ...

LD      L,LOW(CTLFLG)    ; (HL) := CTLFLG
LD      (HL),E           ; Restore old CTLFLG value
POP     DE               ;
POP     HL               ;
RET                                ;

SUBTTL 'Cassette Tape Processing Subroutines'
PAGE

```

025E 3E 3C
0260 F5
0261 3E 80
0263 E3
0264 D5
0265 EB
0266 21 2009
0269 AE
026A 5E
026B 77
026C 2E 1B
026E 7A
026F 86
0270 BE
0271 C2 0270
0274 2E 09
0276 73
0277 D1
0278 E1
0279 C9

027A

```

;;; CTC - Verify checksum.
;
; ENTRY: Tape just before CRC.
; EXIT: To caller if Ok.
;       To TPERR if bad.
;
; USES: A,F,H,L
;
TESTEQ CTC,X'027A'

CD 02D5      ;
2A 2017      ; Read next pair
7C           ;
B5           ;
C8           ;
3E 01        ; Return if Ok.
;           ; Checksum error.
;           ; (B) := Code

CTC:         ;
CALL RNP     ;
LD HL,(CRCSUM)
LD A,H
OR L
RET Z
LD A,1
JP TPERR

;

;;; TPERR - Process tape error.
;
; Display error number in low byte of (ABUSS)
;
; If error number is even, don't allow '#'
; If error number is odd, allow '#'
;
; ENTRY: (A) = Error number
;
TESTEQ TPERR,X'0285'

TPERR: LD (ABUSS),A
LD B,A
CALL TFT
;
; Is '#', return (if parity error)
;
DB MI,ANI
LD A,B
; Fall through with 'C' clear
;
RRCA
RET C
; Return if Ok.
;
; Beep & flash error number.
;
TER1: CALL C,ALARM
CALL TPXIT
IN A,(IP,PAD)
CP X'2F'
JP Z,TER3
LD A,(TICONT+1)
RRR
JP TER1

; Alarm if proper time
; See if '#'
; Check for '#'
; It was.
; 'C' set if 1/2 second
;

```

```

;;;
;
; TPABT - Abort tape load or dump.
; Entered when loading or dumping, and the '*' key is pressed.

```

TESTEQ TPABT,X'02A4'

02A4	AF	XOR	A	; (A) := 0
02A5	D3 F9	OUT	(OP.TPC),A	; Turn off the tape.
02A7	C3 00D2	JP	ERROR	; Sound the alarm & bail out.

```

;;;
; TPXIT - Check for user forced exit.
;
; TPXIT checks for a '*' keypad entry. If so, take
; the tape driver abnormal exit.
;
; ENTRY: None
; EXIT: To (RET) if not '*'.
;       (A) = Port status
;       To (TPERRX) if '*' is depressed.
;
; USES: A,F

```

TESTEQ TPXIT,X'02AA'

02AA	DB F0	IN	A,(IP.PAD)	; Read key pad
02AC	FE 6F	CP	X'6F'	; Is it '*'?
02AE	DB F9	IN	A,(IP.TPC)	; Read tape status
02B0	C0	RET	NZ	; If not '*', return with status
02B1	2A 2019	LD	HL,(TPERRX)	; (HL) := Error exit address
02B4	E9	JP	(HL)	; Go to (TPERRX)

PAGE

02B5

```
;;
;
; SRS - Scan record start.
;
; SRS reads bytes from the tape until it recognizes the start
; of a record.
;
; This requires at least 10 SYNC characters & 1 STX character.
;
; The CRC is then initialized.
;
; ENTRY: None
; EXIT: Tape positioned (and moving)
;       (CRCSUM) = 0
;       (DE) = Header bytes
;       (HA) = Record count
;
; USES: A,F,D,E,H,L
;
; TESTEQ SRS,X'02B5'
;
;
; SRS:
; SRS1: LD D,0
;       LD H,D
;       LD L,D
;       ; (HL) := 0
;
; SRS2: CALL RNB
;       INC D
;       CP A,SYN
;       JP Z,SRS2
;
;       CP A,STX
;       JP NZ,SRS1
;
;       LD A,10
;       CP D
;       JP NC,SRS1
;
;       (CRCSUM),HL
;       CALL RNP
;       LD D,H
;       LD E,A
;       JP RNP
;
; PAGE
```

0205

```

***
;
;
RNP - Read next pair.
RNP reads the next 2 bytes from the cassette tape.

```

```
ENTRY:  None
EXIT:   (HA) = Byte pair
USES:   A,F,H
```

TESTED RNP, X'02D5'

```

02D5      CD  02D9      RNP:      CALL      RNB      ; Read a byte
02D8      67              LD        H,A      ; (H) := 1st byte
              ;          JP          RNB      ; Get 2nd byte

```

```

???
?
?
?
RNB - Read next byte.
RNB reads a single byte from cassette tape. The CRC
is updated for the character.

```

```
ENTRY: None
EXIT: (A) := Character
USES: A,F
```

TESTED RNB, X'02D9'

```

02D9      3E 34      RNB:      LD      A,UCI.RQ+UCI.ER+UCI.RE ; Turn on reader for next byte
02DB      D3 F9      OUT      (OP.TPC),A ;

```

```

02DD      CD 02AA      RNB1:      CALL      TPXIT      ; Check for '*' & read status
02E0      E6 02        AND      USR.RR      ; Receiver ready?
02E2      CA 02DD      JP      Z,RNB1      ; No ...
02E5      DB F8        IN      A,(IP.TPD)   ; Read a byte
                                JP      CRC   ; Do CRC

```

PAGE

030F

```

;;;
;
; WNP - Write next pair.
;
; WNP writes the next two bytes to cassette tape.
;
; ENTRY: (HL) = Bytes
; EXIT: Bytes written
; USES: A,F
;
TESTEQ WNP,X'030F'
;
; (A) := 1st byte
; Write it.
; (A) := 2nd byte
; Go write it

```

030F 7C
0310 CD 0314
0313 7D

```

;;;
;
; WNB - Write next byte.
;
; WNB writes the next byte to cassette tape.
;
; ENTRY: (A) = Byte
; EXIT: None
; USES: F
;
TESTEQ WNB,X'0314'

```

0314 F5
0315 CD 02AA
0318 E6 01
031A CA 0315
031D 3E 11
031F D3 F9
0321 F1
0322 D3 F8
0324 C3 02E7

```

WNB:
WNB1:
PUSH AF
CALL TPXIT
AND USR.TR
JP Z,WNB1
LD A,UCI.ER+UCI.TE
OUI (OP.TPC),A
PUP AF
PUP (OP.TPD),A
JP CRC
; Save byte
; Check for '*' & set tape status
; Transmitter ready?
; No, wait.
; Enable transmitter
;
; Get byte back
; Send it
; Now go compute CRC & return.

```

SUBTTL 'Miscellaneous Subroutines'
PAGE

0327

```

;;;
;
; LRA - Locate register address.
; LRA locates a register on the monitor's stack.
;
; ENTRY: None
; EXIT: (A) = Register index
;       (HL) = Storage address
; USES: A,F,D,E,H,L
;
LRA: LD A,(REGI) ; Get register index
LRA: LD E,A ;
LD D,O ; (DE) := Register index
LD HL,(REGPTR) ; Get pointer to start of registers
ADD HL,DE ; (HL) := (REGPTR) + (REGI)
RET ;

```

0327 3A 2005
032A 5F
032B 16 00
032D 2A 201D
0330 19
0331 C9

```

;;;
;
; INWORD - Input 16 Bit Address from Keypad
; INWORD reads a 16 bit address from the front panel keypad & stores it at (HL).
;
; ENTRY: (HL) := Address to store 16 bit value
; EXIT: To (RET) if Ok
;       To ERROR if bad digit entered.
; USES: A,F,D,E,H,L
;
TESTEQ INWORD,X'0332'

```

INWORD: CALL INBYTE ; Get 1st byte

0332 CD 0336
0335 DEC HL ;

```

;;;
;
; INBYTE - Input 8 Bit Byte from Keypad
; INBYTE reads an 8 bit value from the front panel keypad & stores it at (HL).
;
; ENTRY: (HL) = Address of byte to hold value.
; EXIT: To (RET) if all Ok.
;       To ERROR if error.
; USES: A,F,D,E,H,L
;
TESTEQ INBYTE,X'0336'

```

```

INBYTE: EX DE,HL ; Save (HL) in (DE)
LD HL,.MFLAG ; Point at .MFLAG
BIT 3,(HL) ; Is hex mode set?
EX DE,HL ; Put (HL) back
JP Z,10B ; In octal mode, go to it.

```

0336 EB
0337 21 2008
033A CB 5E
033C EB
033D CA 043B

```

; Input hexadecimal byte
IHB: LD B,2 ; 2 digits per hex byte
IHB1: CALL NC,RCK ; Read a digit
AND A ; Be sure 'C' is clear
RLD ; Rotate digit into place
DJNZ IHB1 ; Decrement count & loop if not 0
CALL NOALTR ; Clear alter mode
LD A,30/2 ; 30 ms
JP HORN ; *bip*

```

;;; DFD - Decode for front panel display

```

; ENTRY: (HL) = Address of LED refresh area
; (C) = 'OR' pattern to force on bars or periods
; (A) = Value
; EXIT: (HL) = Next digit address
; USES: A,B,C,H,L

```

TESTEQ DFD,X'0352'

```

DFD: PUSH HL ; Save (HL)
LD L,LOW(.MFLAG) ; (HL) := (.MFLAG)
BIT 3,(HL) ; Check for HEX or S/OCTAL display
POP HL ; Put (HL) back like we found it
IF ODSPY ; Go display HEX
JP NZ,DHEX
ELSE
JP Z,DHEX
ENDC

```

```

DOCTAL: PUSH DE ; Save (DE)
LD D,DODA/256 ; (D) := Page address of DODA
LD B,3 ; (B) := Number of digits

```

```

OCTAL1: REPT 3 ; Shift it left 3 times
RLA ; Shift
ENDM

```

```

+
+
+
OCTAL2: RLA ; Shift
RLA ; Shift
RLA ; Shift
F5 ; Shift
OCTAL3: PUSH AF ; Save value for next digit
ADD A,LOW(DODA) ; Remove unwanted bits
LD E,A ; Index into DODA
LD A,(DE) ; (DE) := Address of pattern
XOR C ; (A) := Pattern value
AND X'7F' ; Force pattern
XOR C ;
JR OCTAL2 ; Go finish up.

```

UFD - Update front panel display.

UFD is called by the clock interrupt processor when it is time to update the display contents. This is done every 32 interrupts, or about 32 times a second.

```
ENTRY: (HL) = TICNT
EXIT:  None
USES:  All
```

CB	48	BIT	1,B	UFD:	
0370	C0	RET	NZ		
0372	2E 06	LD	L,LOW(DSPROT)		
0373	CB 06	RLC	(HL)		
0375	4E	LD	C,(HL)		
0377	23	INC	HL		
0378	A7	AND	A		
0379	CB 4E	BIT	1,(HL)		
037A	2A 2014	LD	HL,(ABUSS)		
037C	28 12	JR	Z,UFD1		
037F	CD 0327	CALL	LRA		
0381	E5	PUSH	HL		
0384	21 03FE	LD	HL,DSPA		
0385	19	ADD	HL,DE		
0388	7E	LD	A,(HL)		
0389	23	INC	HL		
038A	66	LD	H,(HL)		
038B	6F	LD	L,A		
038C	E3	EX	(SP),HL		
038D	B4	OR	H		
038E	7E	LD	A,(HL)		
038F	23	INC	HL		
0390	66	LD	H,(HL)		
0391	6F	LD	L,A		
0392					

PAGE

```

0393      F5
0394      EB
0395      21 200B
0398      7A
0399      CD 0352
039C      7B
039D      CD 0352
03A0      F1
03A1      1A
03A2      28 AE
03A4      CD 058E
03A7      E3
03A8      22 2011
03AB      E1
03AC      23
03AD      23
03AE      77

03AF      C9

UFD1:    PUSH
          EX
          LD
          LD
          CALL
          LD
          CALL
          POP
          LD
          JR
          CALL
          EX
          LD
          POP
          INC
          INC
          LD
          RET

          ; Save 'C' flas for mode
          ; Swap to (DE) for display
          ; Point to LED'S
          ; Decode high byte
          ;
          ; Decode low byte
          ;
          ; Get back flass
          ; If in memory mode set the data
          ; Yup, in memory ... store and return
          ; Get prime marker for register sets
          ; Get register pattern back
          ; Store it
          ; Get back LED address for prime mark
          ; Increment past register pattern
          ;
          ; Store it and ...
          ;
          ; Return

```

SUBTTL 'Read Console Keypad'
PAGE

03B0

```
;;;
;
; RCK - Read front panel keypad.
;
; RCK is called to read a keystroke from the front panel keypad.
; RCK performs de-bouncings, and auto-repeat. A *BIP* is sounded
; when a value is accepted.
;
; Keypad values:
;
; 1111 1110 - 0
; 1111 1100 - 1
; 1111 1010 - 2
; 1111 1000 - 3
; 1111 0110 - 4
; 1111 0100 - 5
; 1111 0010 - 6
; 1111 0000 - 7
; 1110 1111 - 8
; 1100 1111 - 9
; 1010 1111 - A
; 1000 1111 - B
; 0110 1111 - C
; 0100 1111 - D
; 0010 1111 - E
; 0000 1111 - F
;
; ENTRY: None
; EXIT: To caller when a key is hit.
;
; (A) = 0 - '0'
; 1 - '1'
; 2 - '2'
; 3 - '3'
; 4 - '4'
; 5 - '5'
; 6 - '6'
; 7 - '7'
; 8 - '8'
; 9 - '9'
; 10 - 'A'
; 11 - 'B'
; 12 - 'C'
; 13 - 'D'
; 14 - 'E'
; 15 - 'F'
;
; USES: A, F
;
; TESTEQ RCK,X'03B0'
;
; RCK: PUSH HL
; PUSH BC
; LD C,200/20
; LD HL,RCKA
;
; RCK1: IN A,(IP.PAD)
; ; Wait 200 ms
; ; Input pad value
```

```

03B9 47 LD B,A
03BA 3E 0A LD A,20/2
03BC CD 002B CALL DLY
03BF 78 LD A,B
03C0 BE (HL) CP
03C1 20 03 JR NZ,RCK2
03C3 0D DEC C
03C4 20 F1 JR NZ,RCK1

; Have a key value.
RCK2: LD (HL),A
XOR X'FE'
RRCA
JR NC,RCK3
REPT 4
RRCA
ENDM
RRCA
RRCA
RRCA
RRCA
RRCA
JR NC,RCK1
RCK3: LD B,A
LD A,4/2
CALL HORN
LD A,B
AND X'0F'
POP BC
POP HL
RET

+
+
+
+
03CC 0F
03CD 0F
03CE 0F
03CF 0F
03D0 30 E5
03D2 47 LD
03D3 3E 02 LD A,4/2
03D5 CD 0260 CALL
03D8 78 LD A,B
03D9 E6 0F AND
03DB C1 POP
03DC E1 POP
03DD C9 RET

SUBTTL 'Remainder of DOCTAL Routine'
PAGE

```

```

03DE
03DE 77          OCTAL2: LD      (HL),A
03DF 23          INC      HL
03E0 CB 01       RLC      C
03E2 F1          POP      AF
03E3 05          DEC      B
03E4 C2 0360     JP       NZ,OCTAL1
03E7 D1          POP      DE
03E8 C9          RET

      .LIST
      SUBTTL 'Front Panel Segment Patterns'
      PAGE

```


03EE

```

; ; ; Display segment codings:
; ; ;
; ; ; Byte = 7654 3210
; ; ;
; ; ; ---1---
; ; ; 6 2
; ; ; 1
; ; ; ---0---
; ; ; 5 3
; ; ; 1
; ; ; ---4--- .7
; ; ;

```

; Octal to 7 Segment Patterns

TESTEQ D0DA,X'03EE'

03EE	01	D0DA:	DEFB	00000001B	; 0
03EF	73		DEFB	01110011B	; 1
03F0	48		DEFB	01001000B	; 2
03F1	60		DEFB	01100000B	; 3
03F2	32		DEFB	00110010B	; 4
03F3	24		DEFB	00100100B	; 5
03F4	04		DEFB	0000100B	; 6
03F5	71		DEFB	01110001B	; 7
03F6	00		DEFB	0000000B	; 8
03F7	20		DEFB	00100000B	; 9
03F8	10		DEFB	00010000B	; A
03F9	06		DEFB	00000110B	; b
03FA	0D		DEFB	00001101B	; C
03FB	42		DEFB	01000010B	; d
03FC	0C		DEFB	00001100B	; E
03FD	1C		DEFB	00011100B	; F

; Register to 7-Segment Patterns

03FE	98A4	DSPA:	DEFW	1001100010100100B	; SP
0400	9C90		DEFW	1001110010010000B	; AF
0402	8D86		DEFW	1000110110000110B	; BC
0404	8CC2		DEFW	1000110011000010B	; dE
0406	8F92		DEFW	1000111110010010B	; HL
0408	A2F3		DEFW	1010001011110011B	; IY
040A	92F3		DEFW	1001001011110011B	; IX
040C	CE98		DEFW	1100111010011000B	; Pc

SUBTTL 'Hexadecimal Decode for Display'
PAGE

040E

;;; DHEX - Called from DFD

```

040E D5 03      DHEX: PUSH DE      ; Save (DE)
040F 16 03      LD D,DODA/256     ; (D) := Page address of DODA
0411 06 02      LD B,2            ; (B) := No. of disits
0413 36 FF      LD (HL),X'FF'     ; Blank out 1st disit of 3
0415 23        INC HL            ; Bump pointer, accordingly.

0416          DHEX1: REPT 4        ; Rotate left 4 times
          RLCA                ; Rotate
          +
          RLCA                ; Rotate
          +
          RLCA                ; Rotate
          +
          RLCA                ; Rotate
          +
          PUSH AF              ; Save value on stack
          AND X'0F'            ; Remove high order NIBBLE
          ADD A,LOW(DODA)      ; Index into DODA
          LD E,A               ; (DE) := Address of disit pattern
          LD A,(DE)            ; (A) := Pattern byte
          XOR C                 ; Force pattern
          AND X'7F'            ;
          XOR C                 ;
          LD (HL),A             ; Set disit into memory
          INC HL                ; Point to next disit place
          RLC                   ; Rotate force pattern
          PUP AF                ; Get the value back
          DJNZ DHEX1           ; Decrement count & do more
          POP DE                ; Restore (DE)
          RET                   ; All done.

```

SUBTTL 'Keypad Input Routines'
PAGE

042E

```

;;; CKHEX - Check for hexadecimal display mode.
;
; CKHEX is called from the executive monitor loop.

```

042E	F5		CKHEX:	PUSH	AF		; Save value & status
042F	3A	2008		LD	A,(.MFLAG)		; Get user options flag
0432	E6	08		AND	00.HEX		; Hex mode set?
				IF	ODSPLY		
0434	28	03		JR	Z,NHEX		; No, set out.
				ELSE			
				JR	NZ,NHEX		
				ENDC			
0436	F1			POP	AF		; Get value back
0437	37			SCF			; Set 'C'
0438	C9			RET			; Done.
0439	F1		NHEX:	POP	AF		; Get value & status back
043A	C9			RET			; Return with PSW unaltered

```

;;; IOB - Input octal byte
;

```

043B	06	03	IOB:	LD	B,3		; 3 digits per octal byte
043D	D4	03B0	IOB1:	CALL	NC,RCK		; Read a digit
0440	FE	08		CP	8		; Was it a key from 0 - 7?
0442	D2	00D2		JP	NC,ERROR		; No, refuse it!
0445	5F			LD	E,A		; Save value
0446	7E			LD	A,(HL)		
0447	07			RLCA			; Shift over 3 bits
0448	07			RLCA			
0449	07			RLCA			
044A	E6	F8		AND	11111000B		; Remove low digit of old value
044C	B3			OR	E		; 'OR' in this digit
044D	77			LD	(HL),A		; Replace value
044E	10	ED		DJNZ	IOB1		; Decrement count & repeat
0450	3E	0F		LD	A,30/2		; 30 ms beep
0452	C3	0260		JP	HORN		
							PAGE

'Keypad Input Routines'

0455

```

;;;      BADALT - Entered when trying to alter (SP)
;
0455      21 00D2      BADALT: LD      HL,ERROR      ; Set up 'return' address
0458      ES          PUSH     HL                    ;
;          JP      NOALTR      ; Clear alter mode & beep.

;;;      NOALTR - Clear alter mode
;
0459      E5          NOALTR: PUSH     HL              ; Save (HL) on stack
045A      21 2007      LD      HL,DSPMOD           ; Mode is in DSPMOD
045D      CB 86      RES      0,(HL)              ; Clear alter bit
045F      E1          POP      HL                  ; Restore (HL)
0460      C9          RET                          ; Done (wasn't that easy?)

SUBTTL 'Front Panel "FUNCTION" Processor'
PAGE

```


048D

```

;;; Indexed Display of Memory through Register or Memory
;
XDISP: LD      A,(DSPMOD)
AND     DM,RR
JR      Z,XMEM

048D 3A 2007    LRA
0490 E6 02     LD  E,(HL)
0492 28 0F     JR  Z,XMEM

0494 CD 0327    CALL LRA
0497 5E        LD  E,(HL)
0498 23        INC HL
0499 56        LD  D,(HL)
049A ED 53 2014 LD  (ABUSS),DE
049E AF        XOR  A
049F 32 2007    LD  (DSPMOD),A
04A2 C9        RET

XDMEM: LD      HL,(ABUSS)
CALL    HL,HL
LD      (ABUSS),HL
RET

04A3 2A 2014    LD  HL,(ABUSS)
04A6 CD 0596    CALL HL,HL
04A9 22 2014    LD  (ABUSS),HL
04AC C9        RET

;;; XCHGR - Swap alternate register set with
; Primary register set on stack.
;
XCHGR: DI
LD      HL,(REGPTR)
INC     HL
INC     HL
EX      DE,HL
LD      HL,-8
ADD     HL,SP
LD      SP,HL
EX      DE,HL
LD      BC,8
LDIR
POP     AF
POP     BC
POP     DE
POP     HL
CALL    XCHGR.
PUSH    HL
PUSH    DE
PUSH    BC
PUSH    AF
LD      HL,8
ADD     HL,SP
LD      SP,HL
DEC     HL
EX      DE,HL
LD      HL,(REGPTR)

; No interrupts, please.
; Point to registers on stack
; Move down to (AF)
;
; (DE) := Pointer to AF,BC,DE,HL
; Make room on bottom of stack
; (HL) := (SP) - 8
; Set new (SP)
; (DE) := To, (HL) := From
; (BC) := Length (4 registers * 2 bytes)
; Copy them
; Get
; Registers
; From
; Stack
; Swap 'em
; Put
; Alternate
; Registers
; On stack
; Point to old (SP) loc'n
; (HL) := (SP) + 8
; Restore (SP) to original state
; Point to last of registers
; (DE) := Pointer to AF',BC',DE',HL'
; Point to registers on stack

```

04D4	01 0009	LD	BC,9	; Move up to end of registers
04D7	09	ADD	HL,BC	; (HL) := ((REGPTR)) + 9
04D8	EB	EX	DE,HL	; (DE) := To, (HL) := From
04D9	0E 08	LD	C,8	; (BC) := Length of move (8 bytes)
04DB	ED B8	LDDR		; Set new registers onto stack
04DD	FB	EI		; Ok to interrupt now.
04DE	C9	RET		; We're done.

```

;;; XCHGR. - Actual Swap of Register Sets
;
; EXIT: (.MFLAG) Updated

```

04DF	D9	XCHGR.: EXX		; Swap BC,DE,HL
04E0	08	EX	AF,AF'	; Swap PSW
04E1	F5	PUSH	AF	; Save PSW
04E2	3A 2008	LD	A, (.MFLAG)	; (A) := .MFLAG
04E5	EE 20	XOR	UO,ALT	; Toggle registers bit
04E7	32 2008	LD	(.MFLAG),A	; Store new value
04EA	F1	POP	AF	; Restore AF
04EB	C9	RET		;

```

;;; DSP - Toggle Hex / Octal Display
;

```

04EC	3A 2008	DSP: LD	A, (.MFLAG)	; Get .MFLAG
04EF	EE 08	XOR	UO,HEX	; Toggle bit
04F1	32 2008	LD	(.MFLAG),A	; Replace with new values
04F4	C9	RET		
			PAGE	

04F5

```

;;;      BOOTUP - Boot HDOS
;
1F2D      EQU      X'1F2D'      ; Entry into boot code
2280      EQU      X'2280'      ; Stack address
2048      EQU      X'2048'      ;
1F5A      EQU      X'1F5A'      ; Disk constants table
0058      EQU      X'0058'      ; Table length
2048      EQU      X'2048'      ; Table storage area for HDOS
20A0      EQU      X'20A0'      ; System RAM work area
001F      EQU      X'001F'      ; Work area length
2131      EQU      X'2131'      ; Disk unit number

BOOTUP:  DI
          LD        A,CB.SSI+CB.CLI+CB.SPK
          LD        (CTLFLG),A
          LD        SP,?STACK
          LD        BC,?BOOTL
          LD        DE,?D.CON
          LD        HL,?BOOTA
          LDIR
          XOR        A
          LD        HL,?D.RAM
          LD        (HL),A
          LD        DE,?D.RAM+1
          LD        BC,?DRAML-1
          LDIR
          NLIST
          .LIST

          LD        HL,.MFLAG
          SET        O,(HL)
          LD        (?IOUNI),A
          OUT        (X'7F'),A
          INC        A
          JP        ?BOOT
          .LIST

          SUBTTL    'Real Time Clock Processor'
          PAGE

```

```

0516      21 2008      ; Point to .MFLAG
0519      CB C6        ; Request clock interrupts
051B      32 2131      ; Set proper boot device
051E      D3 7F        ; Reset Drives
0520      3C           ; (A) := 1

```

```

0521      C3 1F2D      ; Go to boot code.

```



```

0545 77 LD (HL),A
0546 2B DEC HL
0547 3E 3C LD A,60
0549 01 0200 BC,X'200'
054C 34 CLKTST: INC (HL)
054D BE CP (HL)
054E C0 RET NZ
054F 71 LD (HL),C
0550 2B DEC HL
0551 10 F9 DJNZ CLKTST
0553 34 INC (HL)
0554 3E 18 LD A,24
0556 BE CP (HL)
0557 C0 RET NZ
0558 71 LD (HL),C
0559 21 20C8 HL,X'20C8'
055C 34 INC (HL)
055D 2E C0 LD L,X'C0'
055F 34 INC (HL)
0560 7E 3A LD A,(HL)
0561 FE 3A CP '9'+1
0563 D8 RET C
0564 36 30 LD (HL),'0'
0566 2B DEC HL
0567 34 INC (HL)
0568 C9 RET

CLKFIN: POP HL
LD BC,MFLAG
LD A,(CTLFLG)
OUT (OP,CIL),A
JP CUI1

;

SUBTTL 'Miscellaneous Monitor Subroutines'
PAGE

```

```

; Now pointing at seconds
; (A) := reference 60
; (B) := 2, (C) := 0
; Bump the counter
; See if new value
; Nope ...
; Zero the count
; Drop to next value
; Do the minutes
; Bump the hours now
; See if too high
; Is it?
; Nope ...
; Zero it
; HDOS's coded date
; Now its tomorrow ...
; Do the ASCII date
; Bump it up
; Now set it
; Is it too big?
; Nope ...
; Set it to 0
; Point to tens
; Now its right ...
; Done ...

```

```

; Kill return address
; Set it up for CUI1
; Get hardware control flag
; Send it ...
; See if user wants clock.

```



```

0599 6F          LD      L,A          ; Set low byte in place.
059A C9          RET

```

```

;;; TSTREG - TSTREG tests for (PC) or (IV) display and
; returns the proper value. This is done to keep
; the (PC) on key '6' for compatibility with PAM/8.

```

```

059B FE 05      TSTREG: CP      5      ; Was it (PC)?
059D 28 09      JR      Z,PCREG      ; Yep.
059F FE 07      CP      7          ; How about (IV)?
05A1 20 02      JR      NZ,TESTR1    ; Nope, go around.
05A3 3E 05      LD      A,5          ; Make it right for (IV)
05A5 07          TESTR1: RLCA        ; (A) := (A) * 2
05A6 12          .          ; Set register index
05A7 C9          LD      (DE),A      ; Return
05A8 3E 07      PCREG: LD      A,7   ; Fix for (PC)
05AA 18 F9      JR      TESTR1      ; Go finish up ...

```

```

;;; SIM - Set Interrupt Mode.

```

```

; SIM is called every clock interrupt to insure that the
; interrupt mode currently set agrees with that which is
; indicated in .MFLAG.

```

```

05AC 3A 203A    SIM: LD      A,(IR)  ; Get value for (I)
05AF ED 47      LD      I,A          ; Set it.
05B1 21 2008    LD      HL,,MFLAG   ; Get the flag
05B4 CB 56      BIT     2,(HL)      ; See if clock is wanted.
05B6 CC 0524    CALL    Z,SYSCLK    ; Yes, do it.
05B9 CB 76      BIT     6,(HL)      ; See if no clock wanted.
05BB 20 AC      JR      NZ,CLKFIN   ; Say all done.
05BD 7E          LD      A,(HL)     ;
05BE E6 10      AND      U0,IM1     ; Check for interrupt mode 1 set
05C0 F6 46      OR       LOW(Z,IMO) ; Make either IMO or IM1 opcode.
05C2 47          LD      B,A        ; Set into (B)
05C3 0E ED      LD      C,HIGH(Z,IMO) ; Set high byte of instruction into (C)
05C5 ED 43 2002 ; LD      (IOWRK),BC ; Put the whole thing into memory and
05C9 C3 2002    JP      IOWRK      ; so execute it ...

```

```

;;; INIT2 - Initialize monitor stack, Cassette USART,
; NMI and IM1 vectors, & Real Time Clock.

```

```

0804 FPMCLK EQU  X'0804'          ; Address of default timer constant
05CC 2B          HL              ; High Memory address
05CD F9          LD      SP,HL      ; Set stack pointer
05CE 21 0804     LD      HL,FPMCLK ; Put the clock in 1st 5 bytes
05D1 22 203B     LD      (CLKPTR),HL ; of available address space.

```

```

05D4      21 FE0C      LD      HL,-500      ; 500 tics in a second (2ms / tic)
05D7      22 0805      LD      HL,(FPMCLK+1),HL ; Set it for our clock
05DA      21 04F5      LD      HL,BOOTUP    ; Set initial (PC) address
05DD      E5           PUSH     HL           ;
05DE      21 00D2      LD      HL,ERROR     ; Set our 'return' address
05E1      E5           PUSH     HL           ;
05E2      3E 4E        LD      A,UMI.1B+UMI.18+UMI.16X ; Set 8 bits, no parity, 1 stop, 16X
05E4      D3 F9        OUT     (OP,TPC),A    ; Done.
05E6      21 45ED      LD      HL,Z.RETN    ; 'RETN' instruction.
05E9      22 2037      LD      HL,(UIVEC+24),HL ; Set for NMI.
05EC      3E C9        LD      A,M1.RET     ; 'RET' instruction
05EE      32 2034      LD      HL,(UIVEC+21),A ; Set for IM1.

; Initialize the clock to a 00:00:00.000

05F1      0E 05        LD      C,5          ; Do 5 bytes
05F3      2A 203B      LD      HL,(CLKPTR)   ; at clock pointer
05F6      54          LD      D,H           ;
05F7      5D          LD      E,L           ;
05F8      1B          DEC     DE            ; Gonna zero it backwards ...
05F9      70          LD      HL,(HL),B     ; Start it off (B has a zero)
05FA      ED B8       LD      LDDR          ; Ripple it through
05FC      C3 005A     JP      SAVALL        ;

; SAVALL - Called to allow space for NMI entry.

05FF      21 000E     SAVALX: LD      HL,14  ;
0602      39          ADD     HL,SP        ; (HL) := Address of user's (SP)
0603      E5          PUSH     HL          ; Put it on stack as 'register'
0604      11 2009     LD      DE,CTLFLD   ;
0607      C3 006A     JP      SAVALR      ; Now finish up.

; IMOD1 - Check for IM1 on a level 7 interrupt.

060A      F5          IMOD1: PUSH     AF    ; Save (AF)
060B      3A 2008     LD      A,(.MFLAG)  ; Get .MFLAG
060E      E6 10       AND     A,IM1       ; See if IM1 is set
0610      20 04       JR      NZ,IMOD1.   ; IM1, so do it.
0612      F1          POP     AF          ; Get PSW back
0613      C3 2031     JP      UIVEC+18    ; Go to user's level 7 routine
0616      F1          IMOD1.: POP     AF   ; Get PSW back
0617      CD 2034     CALL    UIVEC+21    ; Call user's IM1 routine.
061A      F3          DI           ; No interrupts for the clock
061B      CF          RST          ; Now do it.
061C      C9          RET          ; All done.

```

'Constants'

SUBTTL 'Constants'

;; I/O routines to be copied into and used in RAM.

061D	C9	PR\$ROM:	DEFB	MI.RET	;	'RET' opcode
061E	0E		DEFB	14	;	Register index
061F	00		DEFB	0	;	DSPROT
0620	02		DEFB	2	;	DSPMOD
0621	00		DEFB	0	;	.MFLAG
0622	00		DEFB	0	;	CTLFLG
0623	01		DEFB	1	;	REFIND

.LIST

TESTEQ \$,X'700'

.DEPHASE

?END EQU \$

TESTEQ (?END-?START),X'0800' ; Must be EXACTLY 2K (2048 bytes)

SUBTTL 'RAM Cell Definitions'
PAGE

0A6D'

0A6D'

;;; The following locations are used by the front panel monitor.
;

.PHASE X'2000'

2000	START:	DEFS	2		; Dump starting address
2002	IOWRK:	DEFS	2		; Input/Output work area
2004	PRSRAM	EQU	\$; The following cells initialized from ROM
2004		DEFS	1		; (RET) opcode
2005	REGI:	DEFS	1		; Index of register under display
2006	DSPROT:	DEFS	1		; Period flas byte
2007	DSPMOD:	DEFS	1		; Display mode
2008	.MFLAG:	DEFS	1		; User options flag
					See UO.XXX bits described at front.
2009	CTLFLG:	DEFS	1		; Front panel control bits.
200A	REFIND:	DEFS	1		; Refresh index (0 to 7)
0007	PRSL	EQU	\$-PRSRAM		; End of ROM initialized area
200B	FPLEDS	EQU	\$; Front panel LED display area
200B	ALEDS:	DEFS	6		; Six LEDs for address
2011	DLEDS:	DEFS	3		; Three LEDs for data
2014	ABUSS:	DEFS	2		; Address buss (memory under display)
2016	RCKA:	DEFS	1		; RCK save area
2017	CRCSUM:	DEFS	2		; CRC checksum
2019	TPERRX:	DEFS	2		; Tape error exit address
201B	TICCNT:	DEFS	2		; Clock 2 ms counter
201D	REGPTR:	DEFS	2		; Register contents pointer
201F	UIVEC	EQU	\$; User interrupt vectors
201F		DEFS	3		; Jump to clock processor
2022		DEFS	3		; Jump to single step processor
2025		DEFS	3		; Jump to I/O 3. (HDOS console)
2028		DEFS	3		; Jump to I/O 4.
202B		DEFS	3		; Jump to I/O 5.
202E		DEFS	3		; Jump to I/O 6.
2031		DEFS	3		; Jump to I/O 7. (HDOS SCALL routine)
2034		DEFS	3		; Jump to Interrupt Mode 1 routine
2037		DEFS	3		; Jump to NMI routine
203A	IR:	DEFS	1		; Storage for (I) register
203B	CLKPTR:	DEFS	2		; Pointer to clock area
203D		DEFS	3		; Unused bytes
	TESTEQ	\$,X'2040'			; Should be at end of scratch pad.
					.DEPHASE

'RAM Cell Definitions'

OARD' 00

DEFB

0

END

CPYROM

Macros:

FILL NLIST SCALL TESTEQ

Symbols:

\$UDD	194F	2005	000B	.2MHZ	0052
.4MHZ	0038	0007	0006	.CTLC	0021
.EXIT	0000	0008	2008	.PRINT	0003
.SCIN	0001	?ABORT 0032'	?AD1	?AD2	0127'
?BOOT	1F2D	?BOOTA 1F5A	?BOOTL	?CR	0030'
?CR2	005A'	?D.CON 2048	?D.RAM 20A0	?DRAML	001F
?END	0A6D'	?EXIT 0087'	?IOUNI 2131	?ROMAD	8000
?STACK	2280	?START 026D'	?V.ERR 008C'	?VLOOP	007A'
@WORK	8101	A.STX 0002	A.SYN 0016	ABORT	0166
ABTMSG	0259'	ABUSS 2014	ALARM 025E	ALEDS	200B
ALL64K	000F	BADALT 0455	BANK0 0001	BANK1	0002
BANK2	0004	BANK3 0008	BCDV 0012	BDRM	0000
BOARD0	0000	BOARD1 0010	BOARD2 0020	BOARD3	0030
BOARD4	0040	BOARD5 0050	BOARD6 0060	BOARD7	0070
BOOTUP	04F5	BPRM 0000	CB.CLI 0040	CB.MTL	0020
CB.SPK	0080	CB.SSI 0010	CKHEX 042E	CLK2	009A
CLK3	009D	CLK4 00C6	CLKFIN 0569	CLKPTR	203B
CLKTST	054C	CLOCK 0081	CPYROM 00001'	CRC	02E7
CRC1	02EE	CRC2 0304	CRCSUM 2017	CTC	027A
CTLA	0001	CTLB 0002	CTLC 0003	CTLD	0004
CTFLG	2009	CUI1 0572	DCROM 0000	DFD	0352
DHEX	040E	DHEX1 0416	DLEDS 2011	DLY	002B
DM.MR	0000	DM.MW 0001	DSP 04EC	DM.RW	0003
DOCTAL	035B	DODA 03EE	DUMP 0202	DSPA	03FE
DSPMOD	2007	DSPROT 2006	EXIT 0067	ENL	008A
ERROR	00D2	ESC 001B	FPLEDS 200B	FALSE	0000
FNC.	047F	FNTBL 0455	FUNCT 01AE	FPMADR	0000
FPMCLK	0804	FPMLEN 0700	H17ADR 1800	FUNCT.	0461
GO	0192	GU. 0033	HRN0 0260	H17LEN	0800
HLIHL	0596	HORN 0260	IMOD1 060A	HRN2	0270
IHB	0340	IHB1 0342	INIT 003B	IMOD1.	0616
IN	017D	INBYTE 0336	INIT0 0000	INIT0	0000
INIT1	0046	INITIA 004F	INIT2 05CC	INT1	0008
INT2	0010	INT3 0018	INT4 0020	INT5	0028
INT6	0030	INT7 0038	INTXIT 007A	INWORD	0332
IOB	043B	IOB1 043D	IOWRK 2002	IP.PAD	00F0
IP.TPC	00F9	IP.TPD 00F8	IR 203A	IXIT1	0052
LAST	0167	LOAO 01BA	LRA 0327	LOAD	01B7
LOOP1	0025	LOOP2 0031	MI.ANI 00E6	LRA.	032A
MASTER	0000	MEMM 0173	MI.LDA 003A	MI.HLT	0076
MI.IN	00DB	MI.INC 003C	MTR 00E4	MI.LXI	0011
MI.OUT	00D3	MI.RET 00C9	MTR6 0137	MTR1	00E5
MTR4	0106	MTR5 0129	NL 000A	MTRA	011D
NEXT	015A	NHEX 0439	NUMFUN 0004	NMI	0066
NOALTR	0459	NUMSG 01EA'	OP.CIL 00F0	OCTAL2	03DE
ODSPLY	FFFF	OP.SEG 00F1	OP.TPC 00F9	OP.DIG	00F0
OP.RAM	003F	PCREG 05A8	PLWAIT 015A'	OP.TPD	00F8
OUT	0180	PRSRM 061D	R#W 0156	PRSL	0007
PRSRM	2004	RCK1 03B7	RCK3 03D2	RCK	03B0
RCK1	03B7	REG1 2005	REGM 0144	RCKA	2016
REFIND	200A	RNB 02D9	RT.CT 0003	REGPTR	201D
RMEM	01B1	RT.BP 0002	SAV1 0077	RNP	02D5
ROMDIS	0080	SAE 0133	SIGNON	RT.MI	0001
RTMO	0000	SAVALX	SINCR	SAVALL	005A
SAVALR	006A	SRS	SRS1	SIM	05AC
SINCR	0400	SRS5	SRS6	SRS2	02B9

SST1	0587	SSTEP	0195	STACK	0900	START	2000
STPRTN	057A	SUBV	0002	SYSCK1	052C	SYSCLK	0524
SYSINI	0000	TAB	0009	TALT	058E	TER1	0290
TER3	028D	TESTR1	05A5	TFT	025B	TICCNT	201B
TFABT	02A4	TPERR	0285	TPERRX	2019	TPXIT	02AA
TRUE	FFFF	TSTREG	059B	UC1.ER	0010	UC1.IE	0002
UC1.IR	0040	UC1.RE	0004	UC1.RO	0020	UC1.TE	0001
UFD	0370	UFD1	0393	UIVEC	201F	UMI.16	0002
UMI.1B	0040	UMI.1X	0001	UMI.2B	00C0	UMI.64	0003
UMI.HB	0080	UMI.L5	0000	UMI.L6	0004	UMI.L7	0008
UMI.L8	000C	UMI.PA	0010	UMI.PE	0020	UO.ALT	0020
UO.CLK	0001	UO.DDU	0002	UO.HEX	0008	UO.HLT	0080
UO.IM1	0010	UO.NFR	0040	UO.RCK	0004	USR.FE	0020
USR.OE	0010	USR.PE	0008	USR.RR	0002	USR.TE	0004
USR.TR	0001	V.ERR	022D	VER	0001	VERIFY	0179
VWAIT	01CE	WME1	020A	WME2	0244	WMEM	01FC
WNB	0314	WNB1	0315	WNP	030F	XCHGR	04AD
XCHGR.	04DF	XDISPL	048D	XDMMEM	04A3	Z.IMO	ED46
Z.RETN	45ED						

No Fatal error(s)

3 *
4 *
5 *
6 *
7 *
8 *
9 *
10 *
11 *
12 *
13 *
14 *
15 *
16 *
17 *
18 *
19 *
20 *
21 *
22 *
23 *
24 *
25 *
26 *
27 *
28 *
29 *
30 *
31 *
32 *
33 *
34 *
35 *
36 *

THE Z-80 FRONT PANEL HAS INCLUDED A SOFTWARE
CLOCK OPERATING OFF THE 2 MS CLOCK INTERRUPTS.
USING THIS FUNCTION IT IS POSSIBLE FOR THIS PROGRAM
TO DISPLAY THE TIME, SET THE TIME OR, CONTINUALLY SHOW THE TIME.
THE FORMAT FOR THE COMMAND IS :

>TIME ; TO SHOW THE TIME
>TIME HH:MM:SS ; TO ALTER THE TIME
>TIME / ; TO SHOW TIME CONTINUOUS -- TO EXIT <CTRL-D>

ALSO, FOR USERS OF HDOS VERSIONS 1.5 AND 1.6, THIS FILE
MAY BE USED AS A PROLOGUE FILE. IF USED IN THIS MANNER,
THE PROGRAM WILL ASK FOR THE TIME FROM THE USER.

THIS PROGRAM IS COMPATABLE WITH HDOS UP TO
VERSION 1.6

ATTENTION SHOULD BE PAID TO HOW THE CLOCK IS MOVED FROM
WHEREVER IT IS TO THE BOTTOM OF HDOS'S STACK AREA.

WRITTEN BY : DAVID CAROLL

FOR : D-G ELECTRONIC DEVELOPMENTS COMPANY
POST OFFICE BOX 1124
1827 SOUTH ARMSTRONG
DENISON, TEXAS 75020

COPYRIGHT 1980, BY D-G ELECTRONIC DEVELOPMENTS

```

040.073 39 CLKPTR EQU 040073A ; CLOCK POINTER ADDRESS
042.200 40 USERFWA EQU 042200A ; USER ORG AREA
000.000 41 .EXIT EQU 0 ;
000.001 42 .SCIN EQU 1 ; SYSTEM CALLS TO HDOS
000.006 43 .CONSL EQU 6 ;
000.054 44 .NAME EQU 548 ; SCALL NAME
042.200 45 STACK EQU 042200A ; STACK AREA ORG
041.150 46 STACK.B EQU 041150A ; BOTTOM OF THE STACK AREA
040.010 47 .MFLAG EQU 040010A ; FRONT PANEL MODE BYTE
031.157 48 $UDD EQU 031157A ; UNPACK DECIMAL DIGITS ROUTINE
030.211 49 $HLIHL EQU 030211A ; LOAD (HL) THROUGH (HL)
000.001 50 CSL.CHR EQU 00000001B ;
000.000 51 I.CSLMD EQU 0 ;
52 * THE CONSTANT DESCRIBED BELOW MAY BE USED TO SPEED UP OR
53 * SLOW DOWN THE SYSTEM CLOCK.
54 *
55 *
56 CONST EQU -498 ; CLOCK CONSTANT FOR TIMING
040.277 57 S.DATE EQU 040277A ; ASCII DATE
000.011 58 DATE.L EQU 9 ; NUMBER OF CHARACTERS IN DATE
031.136 59 $TYPTX EQU 031136A ; CONSOLE TYPE TEXT ROUTINE
030.060 60 $COMP EQU 030060A ; COMPARE ROUTINE
61
000.000 62 TRUE EQU 0
377.377 63 FALSE EQU -1
64
000.000 65 HI9CRT EQU TRUE ; CHANGE THIS TO FALSE IF NOT USING HI9
66

```

```

042.200 68 ORG EQU USERFWA ; START THE TIME PROGRAM
042.200 69 BEGIN EQU *
70 *
71 * SEE IF USED AS PROLOGUE FILE
72 *
042.200 73 LXI H,FNAME
042.203 74 LXI D,DEF
042.206 75 MVI A,-1
042.210 76 SCALL .NAME
042.212 77 CALL TSTNAM
042.215 78 LXI H,0
042.220 79 DAD SP
042.221 80 MVI A,$STACK
042.223 81 .CMP L
042.224 82 JZ DSPLAY
042.227 83 SKPSP
042.230 84 INX H
042.231 85 CPI ' '
042.233 86 JZ SKPSP
042.236 87 ORA A
042.237 88 JZ DSPLAY
042.242 89 DCX H
042.243 90 SHLD TIMPTR

; GET THE NAME USED FOR US
; TEST IT AND PROMPT IF PROLOGUE
; CLEAR (HL) TO RECEIVE SP
; GOT STACK
; SEE IF ANY COMMAND
; SEE IF A COMMAND LINE
; DISPLAY THE TIME
; GET THAT CHARACTER
; BUMP IT
; A SPACE
; LOOK AGAIN
; A NULL
; DROP BACK TO FIRST CHARACTER
; SAVE IT

```

```
042.246 176 057 91      MOV A,M
042.247 376 057 92      CPI '/'
042.251 312 037 043 93      JZ SETENT
042.254 041 010 040 94      SETENT
042.257 076 040 95      MVI H,.MFLAG
042.261 266 96      ORA M
042.262 167 97      MOV M,A
042.263 315 257 043 98      CALL SETTIM
042.266 041 010 040 99      LXI H,.MFLAG
042.271 076 337 100      MVI A,11011111B
042.273 246 101      ANA M
042.274 167 102      MOV M,A
042.275 315 303 042 103      EQU *
042.275 315 303 042 104      CALL DSPLAY1
042.300 257 105      XRA A
042.301 377 000 106      SCALL .EXIT
042.303 377 000 107      EQU *
042.303 041 277 040 108      LXI H,S.DATE
042.306 021 005 043 109      LXI D,OURDAT
042.311 001 011 000 110      LXI B,DATE.L
042.314 355 260 111      DB 3550,2600
042.316 052 073 040 112      LHL CLKPTR
042.321 021 374 377 113      LXI D,-4
042.324 031 114      DAD D
115 *
116 *
117 *
118 *
119 *
120 *
121 *
122 *
123 *
124 *
125 *
126 *
127 *
128 *
129 *
130 *
131 *
132 *
133 *
134 *
135 *
136 *
137 *
138 *
139 *
140 *
141 *
142 *
143 *
144 *
145 *
146 *

042.325 116 118      MOV C,M
042.326 076 002 119      MVI A,2
042.330 345 120      PUSH H
042.331 041 021 043 121      LXI H,HRS
042.334 315 157 031 122      CALL $UDD
042.337 043 123      INX H
042.340 343 124      XTHL
042.341 043 125      INX H
042.342 116 126      MOV C,M
042.343 043 127      INX H
042.344 076 002 128      MVI A,2
042.346 343 129      XTHL
042.347 315 157 031 130      CALL $UDD
042.352 043 131      INX H
042.353 343 132      XTHL
042.354 116 133      MOV C,M
042.355 043 134      INX H
042.356 076 002 135      MVI A,2
042.360 343 136      XTHL
042.361 315 157 031 137      CALL $UDD
042.364 043 138      INX H
042.365 343 139      XTHL
042.366 315 211 030 140      CALL $HLIHL
042.371 051 141      DAD H
042.372 345 142      PUSH H
042.373 301 143      POP B
042.374 076 003 144      MVI A,3
042.376 341 145      POP H
042.377 315 157 031 146      CALL $UDD

; SEE IF '/'
; IS IT
; DO CONTINUOUS DISPLAY
; DISABLE THE CLOCK
; DISABLE THE CLOCK
; SET
; SET IT UP
; SET THE TIME
; NOW REENABLE THE CLOCK
; CLEAR BIT 5
; AND IT THROUGH
; RESET IT
; DISPLAY THE TIME
; DO IT

; LDIR INSTRUCTION
; GET THE CLOCK POINTER
; POINT TO HOURS
; GOT IT

; GET HOURS
; 2 CHARACTERS
; SAVE THE POINTER
; POINT TO FIRST MESSAGE
; UNPACK
; BUMP PAST ':'
; SWAP IT
; BUMP THAT
; GET VALUE
; BUMP FOR SECONDS
; 2 MORE CHARACTERS
; DO 2 MORE
; BUMP PAST 2ND ':'
; SWAP BACK TO THE STACK
; GET SECONDS
; GET THAT
; POINT TO ASCII BUFFER AGAIN
; UNPACK EM
; BUMP AGAIN
; GET MILLISECONDS
; MULTIPLY BY TWO
; PUSH IT UP
; SET FOR DECODE
; 3 FOR MILLISECONDS
; ASCII BUFFE AGAIN
; UNPACK
```

```

148 *      NOW PRINT OUT THE STRING
149 *
150 *      CALL      $TYPTX
151 *
152 *      OURDAT    'DD-MMM-YY '
153 *      HRS       'HH:MM:SS:MM',2120
154 *      TERM      *-1
155 *      RET
156 *
157 *      CONTINUOUS MODE
158 *
159 *      EQU      *
160 *      MVI      A,I.CSLMD
161 *      MVI      B,CSL.CHR
162 *      MOV      C,B
163 *      SCALL    .CONSL
164 *      MVI      A,2150
165 *      STA      TERM
166 *      IF      H19CRT
167 *      CALL    $TYPTX
168 *      DB      0330,'E',0330,1700,'S'+2000
169 *      ENDIF
170 *      CONT1
171 *      CALL    DISPLAY1
172 *      SCALL   .SCIN
173 *      JC      CONT1
174 *      CPI      4
175 *      IF      H19CRT
176 *      JNZ     CONT
177 *      ELSE
178 *      JNZ     CONT1
179 *      ENDIF
180 *      CALL    $TYPTX
181 *      IF      H19CRT
182 *      DB      0330,1710,'5'
183 *      ENDIF
184 *      DB      2120
185 *      XRA      A
186 *      SCALL   .EXIT
187 *
188 *      INPUT A DECIMAL BYTE
189 *      SET UP A STARTER
190 *      GET A CHARACTER
191 *      ALL DONE THIS TIME
192 *      MASK TO DECIMAL RANGE
193 *      SAVE IT
194 *      GET OLD VALUE
195 *      TIME 2
196 *      TIMES 4
197 *      TIMES 5
198 *      TIMES 10
199 *      ADD NEW VALUE
200 *

```

```
043.131 107      MOV     B,A          ; SET AS VALUE
043.132 303 114 043  JMP     DECIN.1  ; TRY AGAIN
043.135 345      GETCHAR          ; SAVE VALUE
043.136 052 327 043  LHL     TIMPTR  ; GET POINTER
043.141 176      MOV     A,M        ; GET IT'S VALUE
043.142 267      ORA     A          ; SEE IF NULL
043.143 312 147 043  JZ      NOINC   ; BUMP POINTER
043.146 043      INX     H          ; SAVE FOR NEXT TIME
043.147 042 327 043  SHLD    TIMPTR  ; RESTORE H,L
043.152 341      POP     H          ; SEE IF LESS THAN ZERO
043.153 376 060      CPI     '0'     ; YUP, ERROR
043.155 330      RC      '9'+1     ; OVER A NINE
043.156 376 072      CPI     '9'+1
043.160 077      CMC
043.161 311      RET
216
217 *
218 *
219 *
220 TSTNAM      EQU     *
221 LXI     D,PROLOG
222 LXI     H,FNAME
223 MVI     C,9
224 CALL    $COMP
225 MOV     A,C
226 ORA     A
227 ANZ
228 LXI     SP,STACK
229 CALL    $TYPTX
230 DB      0120,'CURRENT TIME?,' '+2000
231 LXI     H,BUFFER
232 SHLD    TIMPTR
233 SCALL   $SCIN
234 JC      INPUT
235 CPI     120
236 JZ      INPUT1
237 MOV     M,A
238 INX     H
239 JMP     INPUT
240 MVI     M,0
241 JMP     SETENT
242 *
243 *
244 *
245 *
246 *
247 SETTIM      EQU     *
248 LXI     H,STACK.B+4
249 SHLD    CLKPTR
250 INX     H
251 LXI     D,CONST
252 MOV     M,E
253 INX     H
254 MOV     M,D
255 MVI     L,#STACK.B
256 CALL    DECIN
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
```

TIME PROGRAM FOR DG Z80 MONITOR CLOCK
SUBROUTINES

043.302	043	258	INX	H	POINT TO MINUTES
043.303	315 112 043	259	CALL	DECIN	
043.306	160	260	MOV	M,B	
043.307	376 072	261	CPI	'1'	
043.311	043	262	INX	H	SEE IF SECONDS DESIRED
043.312	302 321 043	263	JNZ	ZMS	POINT TO EM
043.315	315 112 043	264	CALL	DECIN	ELSE ZERO MILLISECONDS
043.320	160	265	MOV	M,B	GET VALUE
043.321	043	266	INX	H	BUMP TO MILLI SECONDS
043.322	257	267	XRA	A	CLEAR A
043.323	167	268	MOV	M,A	
043.324	043	269	INX	H	
043.325	167	270	MOV	M,A	ZERO IT
043.326	311	271	RET		TO CALLER
043.327	000 000	272			
043.331	120 122 117	273	TIMPTR	0	POINTER AREA
043.342		274	PROLOG	'PROLOGUE',0	
043.353		275	FNAME	9	
		276	DEF	6	
043.361		277	BUFFR	*	SCRATCH AREA
043.361	000	278			
		279	END	BEGIN	
		280			

280 STATEMENTS
40699 BYTES FREE
0 ERRORS DETECTED

TIME PROGRAM FOR DG Z80 MONITOR CLOCK
CROSS REFERENCE TABLE

\$COMP	030060	60=	224			
\$HLIHL	030211	49=	140			
\$TYPTX	031136	59=	150	167	179	229
\$UDD	031157	48=	122	130	137	146
.CONSL	000006	43=	163			
.EXIT	000000	41=	106	185		
.MFLAG	040010	47=	94	99		
.NAME	000054	44=	76			
.SCIN	000001	42=	171	233		
BEGIN	042200	69=	280			
BUFR	043361	231	278=			
CLKPTR	040073	39=	112	249*		
CONST	376016	56=	251			
CONT	043037	93	159=	175		
CONT1	043063	170L	172			
CSL.CHR	000001	50=	161			
DATE.L	000011	58=	110			
DECIN	043112	189=	256	259	264	
DECIN.1	043114	191L	202			
DEF	043353	74	276L			
DISPLAY	042275	82	88	103=		
DISPLAY1	042303	104	107=	170		
FALSE	377377	63=				
FNAME	043342	73		275L		
GETCHAR	043135	191	203L			
H19CRT	000000	65=	166	174	180	
HRS	043021	121	153L			
I.CSLMD	000000	51=	160			
INPUT	043233	233L	234	239		
INPUT1	043252	236	240L			
NOINC	043147	207	209L			
OURDAT	043005	109	152L			
PROLOG	043331	221	274L			
S.DATE	040277	57=	108			
SETENT	042254	94L	241			
SETTIM	043257	98	247=			
SKPSF	042227	83L	86			
STACK	042200	45=	80	228		
STACK.B	041150	46=	248	255		
TERM	043035	154=	165*			
TIMEPTR	043327	90*	204	209*	232*	273L
TRUE	000000	62=	65			
TSTNAM	043162	77	220=			
USERFWA	042200	40=	68			
ZMS	043321	263	266L			

45783 BYTES FREE

