COLLEGE MAGAZINE

DEPARTMENT OF
EE – VDT

SRI SHAKTHI
INST. OF ENGG & TECH
L&T Bypass, Coimbatore
COUNSELLING CODE : 2727

THE YOUNG MIND'S MAGAZINE

THINK / LEARN / GROW

Your Talent Builds a Brighter Tomorrow



SMALL DECISIONS
CREATE A BIG
FUTURE

VLSI DRIVES INNOVATION
Smaller Chips. Bigger Possibilities.

TECHNOLOGY BUILDS TOMORROW
From Logic to Life

SKILLS CREATE OPPORTUNITIES
Learn. Design. Make an Impact.

A Brighter Tomorrow Begins with a Curious Mind.

CHAIRMAN'S MESSAGE



I have always been inspired by Dr. Martin Luther King's statement, 'I have a dream' — a dream I believe will come true. A dream that my children will one day live in a world where they will not be judged by the colour of their skin, but by the content of their character.

This need for tolerance—to create an equal society with no discrimination in caste, creed or colour—was best exemplified in the words of Mahatma Gandhi: 'I do not want my institution to be walled off on all sides. I want the culture of all lands to be blown about my institution as freely as possible. But I refuse to be blown off by any one of them. Mine is not a religion of the prison house. It has room for the least among God's creations, but it is proof against insolent pride of race, religion or colour.' And this, I believe, will be the watchword of each and every Shakthian.

The vision for Sri Shakthi is to make the institution one of our nation's great engineering schools, recognized nationally and internationally for excellence in teaching, research and public service. We seek to be the preferred destination for students, practitioners seeking an engineering education, employers hiring engineering graduates, and organizations seeking engineering knowledge.

Dr. S. Thangavelu
Chairman

WISHES FOR VLSI DEPARTMENT

INNOVATE • DESIGN • INSPIRE



Er. Deepan thangavel

Secretary of

Sri Shakthi Institute of Engineering and Technology

It is a pleasure to share my wishes with the VLSI Department on the occasion of bringing out its magazine. Our institution is committed to nurturing young minds through quality education, innovation, research, and technological excellence.

Dear young engineers, the future belongs to those who dare to think differently, question conventions, and transform ideas into meaningful solutions. Let curiosity be your driving force and creativity your greatest strength. Embrace challenges as opportunities to learn, collaborate, and innovate. As you explore emerging technologies, strive to create solutions that make a positive impact on society. Dream boldly, think critically, and engineer a smarter, sustainable future.



"Dream Boldly, Engineer a Smarter, Sustainable Future."

INNOVATION TODAY, ENTREPRENEURSHIP TOMORROW

VLSI • TECHNOLOGY • OPPORTUNITY



Er. Sheelan Thangavelu.
Join Secretary of
Sri Shakthi Institute of Engineering and Technology

The semiconductor industry is shaping the future of the modern world. Erom smartphones and automobiles to artificial intelligence, robotics, healthcare and space bedtnolygy, intsigerted eirtuats énive hevonte the fuundation of technologicet advatstement. At the heart of this transformation lies Very Large Scale Integration (VLSI), a ftalal thut tssres ompeles Engineering concepts into powerful silicon-bused soduttons.

However; innovation does ont end with designing a chip or developing a protorype. The true impact of an innovative tdes is realised wften it evelkes ines a pracalcal solution, addresses a real-world challenge and develops into a sustainable business model.

One of the graders opportunities in today's technology-driven conomy is transtorming engineering knowledge into entrepeneurship. Young engineers possess tremendous poinettul is devrtyp solutions in emiiconductor desigrt, embedded systerny, artificial intelligence, Internet of Things (IoT) and advanced computing. What they need is the right ecspentunts is covvtert these ideas into meaningfull products and enterprises.

The journey from an innovative concept to. a successful business requires more than technical expertise. It demands problem identification, market understanding, product develepenurs, svtumvork, industry collaboration and entrepeneurial vision.

In the VLSI domain, this journey begins with ideniifying a technological challenge, translating it into an architectural soludoés, developling and wetifying the design, and erumeally taking it towepés silvom implementation and commerclal application.

Indat is steadily strengthening its position in the global semiconductor ecosystem. With increasing opportunities in chip design, semicopductor manufecturing, verification, embedded sechnologies and dectaeotie product develipeatort, the ecter offers immenes posstbilities for young innovators and ssipring entrepengturs.

Studerés shoalet therefere look beyond conventional academic learning and explore opportunities to create indigenous technologins, fecholvging processsc sechhodutes, RIsC-V-based systeme, Al pacelerators, semiconductnt IPs and ppdication preofiur iemgected vertures, can become the foudclation for fitture iectnology ventures.

Our Vision at SIET

Ar Sri Shakthi Institute of Engineering and Teshoology, Coinabutors, the visers is to encourngs innovation, prertical learning and indvotry-cierteclud skul develepertert.

The Advanced VLSI Depearch Lab prerssents an important step towards creating an environment whore sudents can esplors entorging sunilicondtvrter technologies and ging exposuns to real werld chip design practices.

From Learning to Enterprise

Throuigh hands-on training, advanced EDA wafs. firl. design, Sonmeoloding, design verification, pllysical design and project-besed lesgsing, sturtents ene dnonsesgert to prove beyond demtetical enorppts pnd eopreience the ensticonolectiec develnpertests syoh.

The insttbodics inttudioes in digtul and analog IC design, RISC-V-based development, AKi-besad atlkdiaecnurs and bpcatts cqtuuflied projects prrolde enderts with opportuntiies to cogats with challenging engineering problems.

The Five Stages of VLSI Innovation

For an innovative idea to become a successful VLSI solution, it must progress through five important stages:

1. **Ideation** – Identify a real-world problem and propose a technology-driven solution.
2. **Research & Design** – Study the concept, analyze requirements, and develop an architecture and functional prototype.
3. **Validation** – Verify the design through simulation and testing to ensure reliability and performance.
4. **Commercialization** – Identify the target market, build industry partnerships, and plan for product deployment.
5. **Sustainable Impact** – Transform the innovation into a scalable and sustainable product or startup that creates long-term value.



"An idea becomes an innovation when it works.
An innovation becomes an enterprise when it creates value.
And an enterprise becomes an achievement when it makes a lasting impact on society."

Let us transform ideas into innovations, innovations into products, and products into successful enterprises.

The future of semiconductors is not just about designing smaller chips;
it is about creating bigger opportunities.





Dr.N.M.saravanakumar

PRINCIPAL'S MESSAGE

It is a matter of great pride and happiness to know that the Department of Electronics Engineering – VLSI Design and Technology, Sri Shakthi Institute of Engineering and Technology, is bringing out its magazine.

This publication reflects our institution's commitment to academic excellence, innovation, creativity and holistic student development. VLSI design and semiconductor technology are rapidly evolving fields that power modern electronics, computing and communication. I am pleased to see our students actively participating in technical projects, workshops, research activities, hackathon and academic events that strengthen their knowledge and practical skills.

This magazine provides an excellent platform for students to share innovative ideas, talents and achievements, while encouraging confidence, teamwork, leadership and creative thinking, and hackathon.

I appreciate the sincere efforts of the editorial team, faculty members and students in bringing this publication to life. I hope it continues to inspire young minds towards innovation, research and excellence in VLSI and semiconductor technology.

My best wishes to all for a bright and successful future.

HOD'S MESSAGE

ELECTRONICS ENGINEERING VLSI DESIGN AND TECHNOLOGY



Dr. P. Dhilipkumar
Head of the Department
Electronics Engineering VLSI Design and Technology

VLSI Design and Technology drives innovation in AI, smartphones, automotive and medical electronics, and high-performance computing. Our department prepares industry-ready engineers through strong foundations in digital electronics, semiconductor devices, CMOS, Verilog HDL, SystemVerilog, RTL design, functional verification, DFT, FPGA prototyping and System-on-Chip (SoC) architecture.

Hands-on labs, practical projects and industry-standard EDA tools such as Cadence, Synopsy and Siemens EDA help students turn theory into engineering solutions. We encourage exploration of RISC-V, low-power chip design, hardware security and AI accelerators while building analytical, problem-solving and research skills.

Internships, workshops, hackathons, symposiums, paper presentations and coding competitions strengthen creativity, leadership, teamwork and communication. Stay curious, uphold professional ethics and pursue lifelong learning to contribute to India's semiconductor ecosystem and global technological progress.

Wishing you excellence, innovation and success in your VLSI journey!

OUR FACULTY



Mrs. Renita Pearlin
(M.E., Ph.D.)



Mrs. Priscilla Sophia
(M.E)



Mrs. C. Prema
(M.E., Ph.D.)



Mrs. Vasanthi
(M.E.)



VLSI

The Core of Modern Electronics



VLSI (Very Large Scale Integration) is the technology that enables the integration of millions of transistors in a single chip. It forms the backbone of modern electronics, powering everything from smartphones and laptops to automobiles, healthcare devices and space systems. As devices become smarter and more connected, VLSI continues to evolve, driving innovation and making technology smaller, faster and more efficient.

Why It Matters

- Enables high-performance computing
- Reduces power consumption
- Supports AI, IoT and 5G technologies
- Creates opportunities in research and innovation

"Smaller chips. A smarter tomorrow."


VLSI
STUDENT
ARTICLE

COLLEGE MAGAZINE

VLSI STUDENTS ARTICLE

Brain-Inspired Computing • Reliable Digital Systems



SASMITHA S.P

NEUROMORPHIC COMPUTING —

Building the Next Generation of Intelligent Hardware

Neuromorphic computing takes inspiration from the brain to create intelligent, energy-efficient hardware. Spiking Neural Networks (SNNs) communicate through discrete spikes, with Leaky Integrate-and-Fire neurons accumulating signals and firing when a threshold is reached. VLSI design enables these concepts through digital, analog and mixed-signal architectures with efficient memory and event-driven communication. Potential applications include edge AI, smart sensors, robotics and event-based vision, while challenges remain in scalability, training and balancing accuracy, power and area.

> *Think like a brain, compute like a machine the future of intelligence lies in neuromorphic design.*

By Sasmitha S.P
B.E. EE – VLSI Design and Technology | Third Year



KAVYA M

A SELF-TESTING, FAULT-TOLERANT CAN CONTROLLER

The CAN protocol defines five error checks — bit, stuff, CRC, form and acknowledgement — but these detect only communication-level faults. This article presents a twelve-module CAN controller with a Built-In Self-Test (BIST) engine using an LFSR test-pattern generator and MISR response analyzer to detect internal faults at power-up, reset and bus-idle periods. Triple Modular Redundancy (TMR) is applied to the error-management logic and the BIST controller.
The design was described in Verilog RTL, verified in Cadence irun, synthesized in Cadence Genus (90 nm), and implemented in Cadence Innovus. Area, power and fault-coverage results are pending final sign-off.

> *Reliable communication through intelligent fault detection and self-testing.*

By Kavya M
B.E. EE – VLSI Design and Technology | Third Year

COLLEGE MAGAZINE

VLSI STUDENTS ARTICLE

From Intelligent SoCs to Secure Hardware



SUBIKSHA L.

BEYOND THE BLOCKS: ENGINEERING AN INTELLIGENT SYSTEM-ON-CHIP

Explores The design and development of a hierarchical System-on-Chip that integrates a systolic-array AI accelerator, DDR3 memory interface, and FSM-based system controller. The accelerator is built from custom RTL modules, while the controller coordinates communication and data flow. The work follows a complete digital implementation flow from functional simulation with Cadence Incisive through synthesis with Genus and physical design with Innovus, including timing, area, and power analysis. A key focus lies in integrating separate hardware macros into a unified system, strengthening system-level design and RTL-to-GDSII implementation skills.

> *A chip's strength lies in how well its blocks work together.*

By Subiksha L.
B.E. EE – VLSI Design and Technology | Third Year



RAGHUL VASUN V.T.

DESIGN OF A FIRST-ORDER BOOLEAN-MASKED CIRCUIT FOR DPA RESISTANCE

Develops a synthesizable Verilog/SystemVerilog circuit to improve resistance against first-order Differential Power Analysis. The design employs Boolean masking to split sensitive data into randomized shares, while Domain-Oriented Masking (DOM) protects non-linear AND operations using fresh randomness and register stages, reducing glitch-induced leakage. A self-checking testbench validates correct functionality across randomized inputs and masks. The work also considers synthesis constraints to preserve share separation and register barriers, laying the foundation for further leakage verification and physical power measurements.

> *Secure hardware depends on both correct logic and careful implementation.*

By Raghul Vasun V.T.
B.E. EE – VLSI Design and Technology | Third Year

COLLEGE MAGAZINE

VLSI STUDENTS ARTICLE

From Intelligent SoCs to Secure Hardware



MANOVA M

SIDE-CHANNEL ATTACK RESISTANT DUAL-MODE PQC COPROCESSOR

MASKED BUTTERFLY NTT ACCELERATOR

Explores a side-channel attack-resistant dual-mode Post-Quantum Cryptography (PQC) coprocessor for secure encryption and decryption. Masking techniques are used to help protect sensitive information against power- and timing-based attacks. A masked Butterfly Number Theoretic Transform (NTT) accelerator targets faster cryptographic operations, while the dual-mode architecture aims to balance security, performance, and hardware overhead for next-generation communication systems.

> *Combining advanced cryptography and VLSI innovation for a safer digital future.*

By Manova M
B.E. EE – VLSI Design and Technology | Third Year



SOORYA VELAA P

LOW-POWER MFCC-BASED VOICE RECOGNITION

VLSI HARDWARE ACCELERATOR

Presents a low-power voice-recognition system using Mel-Frequency Cepstral Coefficients (MFCC). Speech features are extracted through MFCC processing implemented in Verilog HDL, and a trained model classifies them into predefined voice commands. The design follows the Cadence RTL-to-GDSII ASIC flow. Power, area, timing, and recognition accuracy are evaluated, with the goal of efficient speech processing for embedded and edge-AI applications.

> *Transforming voice into intelligence through low-power VLSI design.*

By Soorya Velaa P
B.E. EE – VLSI Design and Technology | Third Year

COLLEGE MAGAZINE

VLSI STUDENTS ARTICLE

From Intelligent SoCs to Secure Hardware



KIRUTHIKA S

ATTENDANCE MONITORING SYSTEM USING PERL

Manual attendance registers take time to maintain and can lead to errors or missing records. This Perl-based system organizes student details and attendance records, records students as present or absent, and calculates attendance percentages automatically. It helps faculty identify low attendance and monitor student participation while reducing routine paperwork. The design demonstrates a practical use of Perl for educational record management.

> *Smarter attendance tracking with accuracy and automation.*

By Kiruthika S
B.E. EE – VLSI Design and Technology | Third Year



MIRUTHULA S

SOBEL EDGE DETECTION HARDWARE ACCELERATOR

Explores a Verilog HDL accelerator for detecting image edges and boundaries using the Sobel algorithm. Pixel buffering and gradient-calculation modules process image intensity changes to identify edges. The design follows an ASIC workflow from RTL development and functional verification through synthesis and static timing analysis, with power, performance, and area optimization as key goals.

> *Accelerating image processing with efficient VLSI-based Sobel architecture.*

By Miruthula S
B.E. EE – VLSI Design and Technology | Third Year

COLLEGE MAGAZINE

VLSI STUDENTS ARTICLE

Hardware Accelerators for a Smarter World



PUGAZHENDHI S

Design and PPA Optimization of a Hardware Accelerator for Real-Time Agricultural Drone Image Analysis

Developed an RTL-based hardware accelerator for agricultural drone image analysis to enable real-time crop monitoring and disease detection. The architecture is designed in Verilog, synthesized using Cadence Genus, and implemented in Innovus, with optimized power, performance, and area through ASIC flow.

> *Driving smarter agriculture through VLSI-powered image processing.*

By Pugazhendhi S
B.E. EE - VLSI Design and Technology | Third Year



SUMAN S

Distributed SRAM-Bank MAC Units: A Near-Memory Compute Accelerator for Climate Inference

Proposed a near-memory compute accelerator with distributed SRAM-bank MAC units to improve data locality and reduce memory bandwidth bottlenecks in climate inference. Implemented and verified the RTL design using Cadence tools, demonstrating improved energy efficiency and performance for large-scale data processing.

> *Accelerating climate intelligence through parallel processing and data locality.*

By Suman S
B.E. EE - VLSI Design and Technology | Third Year

COLLEGE MAGAZINE

VLSI STUDENTS ARTICLE

Hardware Accelerators for a Smarter World



MUKILAN R

Ultra-Low Power SNN-Based Vision Wake-Up System

A brain-inspired, event-driven vision architecture designed to reduce power by activating the main processor only when meaningful activity is detected. The system includes preprocessing, spike encoding, Leaky Integrate-and-Fire neurons, decision logic, and a wake-up controller. Verilog HDL and Cadence-based simulation support implementation for low-power smart cameras, monitoring, and safety applications.

> *"Detecting meaningful events, reducing power, and enabling smarter vision."*

By Mukilan R
B.E. EE – VLSI Design and Technology | Third Year



SAKTHISHREE D.

RISC-V Based Adaptive Precision AI Accelerator

A 32-bit RISC-V core works with an AI accelerator that switches between 8-bit, 16-bit, and 32-bit precision at runtime. An AMBA APB interface configures the accelerator, while an FSM selects the datapath and reuses multiply-accumulate hardware. The Verilog RTL design follows a Cadence flow using Xcelium, Genus, and Innovus, targeting reduced switching power and area for edge AI inference.

> *"Combining RISC-V and AI acceleration for low-power, high-performance computing."*

By Sakthishree D.
B.E. EE – VLSI Design and Technology | Third Year

COLLEGE MAGAZINE

VLSI STUDENTS ARTICLE

Hardware Accelerators for a Smarter World



P. SHEIK KATHER ASIF

CONFIGURABLE DUAL-CLOCK ASYNCHRONOUS FIFO
GRAY-CODE POINTER DESIGN

This project explores a configurable dual-clock asynchronous FIFO for reliable data transfer between independent clock domains. Gray-code read and write pointers help reduce synchronization errors when crossing clock domains, while synchronizer stages support safe pointer transfer. The design addresses a key challenge in digital systems where data produrers and consumers operate at different clock frequencies. RTL design and functional verification demonstrate the role of asynchronous FIFOs in robust hardware communication.

> *Bridging clock domains with safe and reliable data transfer.*

By P. Sheik Kather Asif
B.E. EE – VLSI Design and Technology
Second Year



DHARSHAN.R.A

LOGIC BUILT-IN SELF-TEST
DUAL-MISR ALU VERIFICATION

This project presents a Logic Built-In Self-Test (LBIST) architecture for verifying an Arithmetic Logic Unit without external test equipment. A test-pattern generator and separate Multiple Input Signature Registers analyze datapath and status-flag responses to help reduce fault aliasing. A three-block FSM controls the test sequence and addresses phase-alignment issues. Cadence verification and synthesis tools are used to assess coverage and implementation, with formal equivalence checking validating consistency between RTL and the synthesized design.

> *Enhancing chip reliability through smart testing and fault detection.*

By Dharshan.R.A
B.E. EE – VLSI Design and Technology
Third Year

COLLEGE MAGAZINE

VLSI STUDENTS ARTICLE

Hardware Accelerators for a Smarter World



RAGUL ALAGARSAMY P.

SDC-GUARD

Reliable Data Communication in Network-on-Chip Routers

Modern System-on-Chip designs rely on Network-on-Chip (NoC) routers to move data reliably between processing elements. SDC-GUARD investigates silent data corruption detection and recovery in a five-port router supporting, North, South, East, West, and Local connections. The RTL architecture includes input buffers, determinisitc XY routing, round-robin arbitration, and a crossbar switch. Controlled fault injection is used to study data-integrity checks and potential recovery methods, with evaluation focused on error detection, correct delivery, latency, throughput, area, and timing. The project aims to clarify the trade-offs between communication reliability and hardware cost.

> *"Ensuring data integrity through intelligent error detection and recovery."*
>
> — **Ragul Alagarsamy P.**
> B.E. EE – VLSI Design and Technology, Second Year



JASMITHAA PS

QUIC PROTOCOL

Enhancing Speed and Security in Internet Communication

QUIC is a modern transport protocol built over UDP and standardized by the IETF as the transport foundation for HTTP/3. This project explores QUIC's fast connection establishment, TLS 1.3 security integration, multiplexed streams, and reduced latency. Unlike traditional TCP-based communication, QUIC helps prevent packet loss in one stream from blocking progress in other streams. The study builds understanding of modern transport-layer protocols and the technologies behind secure, low-latency web applications.

> *"Faster connections, stronger security, and seamless data transfer."*
>
> — **Jasmithaa PS**
> B.E. EE – VLSI Design and Technology, Second Year

NFC SMART SAFETY CAR

Exploring Intelligent Vehicle Security and Driver Safety

COLLEGE MAGAZINE ARTICLE

Institution
Sri Shakthi Institute of Engineering and Technology

Department
EE-VDT — First Year

Team Leader
Durkesh. I

Team Members
Vaishnavi. S • Sujitha. N. S • Daniel Pranishan. A



OUR TEAM MEMBERS



DURKESH. I
I YEAR



SUJITHA. N. S
I YEAR



VAISHNAVI. S
I YEAR




DANIEL PRANISHAN. A
I YEAR

This article presents an innovative NFC-based smart car system designed to enhance vehicle security and driver safety. It combines modern technology with practical solutions for a safer and smarter driving experience.




Innovating today for Safer Roads tomorrow


Knowledge
Sharing

CADENCE WORKSHOP

FOR EXTERNAL PARTICIPANTS

LEARN | PRACTICE | INNOVATE



SRI SHAKTHI
INSTITUTE OF ENGINEERING AND TECHNOLOGY
AN AUTONOMOUS INSTITUTION
L&T Bypass, Chinniyampalayam Post, Coimbatore – 641062
POWERING THE YOUTH EMPOWERING THE NATION

NAAC A

2727
TNEA
Counselling Code

Department of Electronics Engineering
(VLSI Design and Technology)

NBA NATIONAL BOARD OF ACCREDITATION
FOR A6G18&MRE,CSE, ECE,EEE, FT, MECH

भारतीय सलसोर शिक्षण संस्थान
ELECTRONICS AND INFORMATION TECHNOLOGY

INSTITUTION'S INNOVATION COUNCIL


IN ASSOCIATION WITH

Chips to Startup Programme

The Department of Electronics Engineering (VLSI Design and Technology) organized an external Cadence training workshop for external participants. The workshop provided hands-on exposure to industry-standard Cadence EDA tools for both front-end and back-end VLSI design, covering the complete design flow from RTL design to GDSII. Participants gained valuable insights through practical sessions, expert interactions and real-time design experiences, enhancing their technical skills and industry readiness in VLSI design and technology.

GLIMPSES FROM THE WORKSHOP





"Great ideas take shape with the right tools and the right minds."

WORKSHOP HIGHLIGHTS

- Hands-on exposure to Cadence EDA tools
- Complete VLSI design flow from RTL to GDSII
- Interactive sessions with industry experts
- Practical learning and real-time design experience
- Enhanced technical skills and industry readiness

CADENCE WORKSHOP

FOR INTERNAL PARTICIPANTS

LEARN | PRACTICE | INNOVATE



SRI SHAKTHI
INSTITUTE OF ENGINEERING AND TECHNOLOGY
Affiliated to Anna University, Chennai
LRT Bypass, Chinnagondalayam Post, Coimbatore - 641062

NAAC | 2727 TNEA Counselling Code

Department of Electronics Engineering
(VLSI Design and Technology)

NBA NATIONAL BOARD OF ACCREDITATION FOR AERONAUTICAL, CSE, ECE, EEE, ET, MECH

भारतीय ओद्योगिकी ओर नूतना मोद्योगिकी मंत्रालय
GUCEINMENT OF INDIA
DEPARTMENT OF TECHNOLOGY

INSTITUTIONS INNOVATION COUNCIL

IN ASSOCIATION WITH

Chips to Startup Programme

The Department of Electronics Engineering (VLSI Design and Technology) successfully organized an on-campus training program on "Chip Design Using Cadence Tool Chain (RTL to GDSII)" in association with the Chips to Startup Programme, from 18.07.2026 to 22.07.2026 at VLSI Research Lab. The program provided hands-on experience in digital chip design flow using industry-standard Cadence tools and strengthened students' practical knowledge in VLSI design and technology.

INTERNAL STUDENT PARTICIPANT 2nd YEAR

1	Lavanya A.M	8	Melvin Joby	15	Ragul Alagarsamy
2	Dhanya S.S	9	Praneet G	16	Hemachandran
3	Rithanya R	10	Sraen S.M	17	Sanjay Durai M.S
4	Jasmitha P.S	11	Sarvesh B	18	Vijay Kathirvel K
5	Sasmitha S.P	12	Sruthish S	19	Elam Saravanan G
6	Hari Priya M	13	Sheik Kather Asif P	20	Surya Raj V
7	Jothika P	14	Baranivel K	21	Ritheeshwar S

"Great chips begin with great connections — every interconnect brings innovation closer."

DATE :
18 JULY 2026 – 22 JULY 2026

VENUE :
VLSI RESEARCH LAB,
SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY, COIMBATORE

ORGANIZED BY :
Department of Electronics Engineering
(VLSI Design and Technology)

SYNOPSYS®
WORKSHOP
FOR EXTERNAL PARTICIPANTS

LEARN | PRACTICE | INNOVATE



SRI SHAKTHI
INSTITUTE OF ENGINEERING AND TECHNOLOGY
AN AUTONOMOUS INSTITUTION
L&T Bypass, Chinniyampalayam Post, Coimbatore – 641062

NAAC A

2727
TNEA Counselling Code

Department of Electronics Engineering
(VLSI Design and Technology)

IN ASSOCIATION WITH

Ministry of Electronics and Information Technology
सत्यमेव जयते

Chips to Startup Programme

INSTITUTION'S INNOVATION COUNICL
(Ministry of Education Initiative)

The Department of Electronics Engineering (VLSI Design and Technology) organized a two-day hands-on training program on "VLSI Front-End Design Using Synopsys EDA Tools" for external participants at Sri Shakthi Tech Park, VLSI Laboratory. The workshop provided an immersive learning experience with industry-standard Synopsys tools, covering the complete VLSI design flow from RTL design to synthesis, simulation and verification. Participants gained practical insights through live demonstrations, guided hands-on sessions and expert interactions, which strengthened their technical skills and exposed them to real-world industry practices in VLSI design and technology.

GLIMPSES FROM THE WORKSHOP





"From circuits to careers — industry tools turn ideas into innovation."

DATE :
23 & 24 OCTOBER 2026

VENUE :
VLSI RESEARCH LAB,
SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY, COIMBATORE

ORGANIZED BY :
DEPARTMENT OF ELECTRONICS ENGINEERING
(VLSI DESIGN AND TECHNOLOGY)


SYNOPSYS® WORKSHOP

FOR INTERNAL PARTICIPANTS

HANDS-ON TRAINING ON VLSI FRONT-END DESIGN

USING SYNOPSYS EDA TOOLS

LEARN | PRACTICE | INNOVATE



SRI SHAKTHI
INSTITUTE OF ENGINEERING AND TECHNOLOGY
An Autonomous Institute
LET Bypass, Chinniyampalayam Post, Coimbatore - 641062

NAAC A

2727
TNEA Counselling Code

Department of Electronics Engineering
(VLSI Design and Technology)

IN ASSOCIATION WITH

Ministry of Electronics and Information Technology

Chips to Startup Programme

INSTITUTION'S INNOVATION COUNCIL
(Ministry of Education Initiative)

The Department of Electronics Engineering (VLSI Design and Technology) organized a two-day hands-on training program on "VLSI Front-End Design Using Synopsys EDA Tools", from 23.10.2026 to 24.10.2026 at Sri Shakthi Tech Park, VLSI Laboratory. The session provided practical exposure to industry-standard Synopsys tools and gave a strengthened students' modern VLSI design flow and industry practices.

INTERNAL STUDENT PARTICIPANTS – 2ND YEAR

1	Divakar O	9	Mithun R.N	17	Pravin S
2	Abineevesh S	10	Abdus Salaam M	18	Harish K
3	Anurag R	11	Janarthanan V	19	Dhanush R
4	Selvamani M	12	Nitin Saravavanan	20	Prathiksha
5	Dhilip R	13	Selina B	21	Nasrin Banu B
6	Akshaya R	14	Monika P	22	Shrevesh G
7	Kathiresan K	15	Nishanth S	23	Hare Krishnan M
8	Dharun Prasanna R	16	Jeevanandham B		

"From circuits to careers — industry tools turn ideas into innovation."

DATE:
23 & 24 OCTOBER 2026

VENUE:
VLSI RESEARCH LAB,
SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY, COIMBATORE

ORGANIZED BY:
DEPARTMENT OF ELECTRONICS ENGINEERING
(VLSI DESIGN AND TECHNOLOGY)

THE LOST SILICON

FIND THE LOGIC. UNLOCK THE SILICON.

TECKTORS PRESENTS | A VLSI TECHNICAL QUIZ & DEBUGGING CHALLENGE



SRI SHAKTHI
INSTITUTE OF ENGINEERING AND TECHNOLOGY
NAAC A

Department of ECE & EE – VLSI Design and Technology



WHERE LOGIC MEETS INNOVATION

In the world of VLSI, every tiny transistor plays a vital role in building powerful technologies. To celebrate the spirit of engineering, TECKTORS presents THE LOST SILICON, an exciting technical challenge designed to test logical thinking, circuit knowledge, and debugging skills. From decoding Boolean expressions to understanding complex circuit behaviour, participants will enter a world where every second counts and every logic gate matters.

TOPICS TO EXPLORE:

Boolean Logic | Combinational Circuits | Sequential Circuits | Logical Reasoning | Circuit Understanding

THINK FAST. DEBUG SMART. WIN BIG.

Designed for individual participation, THE LOST SILICON offers students an opportunity to challenge themselves, strengthen their technical foundations, and experience the excitement of competitive engineering.

THREE ROUNDS. ONE CHAMPION.

BOOLEAN LOGIC
Test your fundamentals and logical reasoning.

CIRCUIT CHALLENGE
Explore combinational and sequential circuits.

DEBUGGING ARENA
Identify errors, decode circuit behaviour, and find the correct logic.

Round descriptions are indicative; refer to the official event instructions for the actual format.

DATE:
March 12, 2026

VENUE:
SIET Campus, LH 46

STAFF COORDINATOR:
Mrs. Prisilla Sophia

STUDENT COORDINATOR:
Subiksha L

"Every circuit has a story. Every error hides a clue. Only sharp minds can recover the lost silicon."

DECODE THE LOGIC. DEBUG THE CIRCUIT. DOMINATE THE CHALLENGE!

THE LOST SILICON –
YOUR LOGIC IS YOUR GREATEST WEAPON.

VELTRAXX '26

24 HOURS HACKATHON

DESIGN | CODE | INNOVATE | IMPACT

DEPARTMENT OF EE – VLSI DESIGN & TECHNOLOGY
SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY







The Department of EE – VLSI Design & Technology, Sri Shakthi Institute of Engineering and Technology, proudly presents **VELTRAXX '26, a 24-hour VLSI and Hardware Hackathon.**

The event challenges students to transform innovative ideas into working hardware solutions through RTL design, Verilog coding, FPGA implementation, ASIC design, and Hardware verification.

KEY HIGHLIGHTS

- RTL Design using Verilog/SystemVerilog
- FPGA Implementation and Testing
- ASIC Design and RTL-to-GDSII Flow
- Hardware Debugging and Optimization
- Team-Based Innovation

EVENT DETAILS

Date	Venue	Team Size	Duration	Recognition
28 – 29 August 2026	VLSI RESEARCH LAB, SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY, COIMBATORE	4 Members	24 Hours	INTERNSHIP AND PARTICIPATION CERTIFICATE

THEME


"Building Tomorrow, One Chip at a Time."

24 Hours. 4 Minds. One Challenge. Infinite Possibilities.

Prepare your tools, sharpen your skills, and turn your hardware ideas into reality!

"Ideas today. Chips tomorrow. A better world ahead."

ORGANIZED BY
Department of EE – VLSI Design & Technology
VLSI Research Lab,
Sri Shakthi Institute of Engineering and Technology


Students
connect to
the World

INDUSTRY EXPOSURE | NEW DELHI

SEMICON INDIA 2026

Exploring the Future of Semiconductors







Our participation in SEMICON India 2026, held in Delhi, provided valuable exposure to the global semiconductor ecosystem. We explored emerging technologies, interacted with industry professionals, and gained insights into semiconductor manufacturing, VLSI design, and future opportunities in the semiconductor industry.

> *"Connecting classroom learning with the semiconductor industry."*

QUANTUM PRO '26

HANDS-ON QUANTUM WORKSHOP





ORGANIZED BY:
Department of Electronics and Communication Engineering (ECE), PSG Centenary Government College, Coimbatore - 641014

PARTICIPANTS:
Department of ECE - VLSI DESIGN & TECHNOLOGY, SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

The Department of Electronics and Communication Engineering, PSG Centenary Government College, successfully conducted QUANTUM PRO '26, an intensive 3-day workshop from September 21-23, 2026. This workshop empowered students to dive into quantum gates, circuits, and algorithms.



EVENT DETAILS

Date
September 21-23, 2026

Venue
PSG College Tech Park Computing Lab

Team Size
Max 3 Members

Workshop Level
Beginner to Intermediate

WORKSHOP TOPICS

- Quantum Qubits & Gates
- Quantum Algorithm Basics
- Circuit Design with Hands-on Sessions
- Team-based Challenges

RISC V SYMPOSIUM

Held at IIT Madras, Chennai

Ideas.
Discussions.
Real-World Impact.

RISC-V®

Date
1 - 2 August 2026

Venue
IIT Madras, Chennai

Organized by
IIT Madras

The RISC-V Symposium, organized at IIT Madras, Chennai, was a two-day event that brought together students from various colleges to explore the latest advancements, challenges and opportunities in the field of technology, innovation and research. The symposium provided a platform for knowledge sharing, networking, and meaningful discussions with experts and peers.





Participants

1. Baranivel.K
2. Perarasan.S
3. Mohammed Abrar
4. Dhilip.R
5. Sraen.S.M
6. Divakar.O
7. Haripriya.M
8. Hemachandran.P
9. Indhuja.J
10. Janarthanan.V
11. Sathya.K
12. Monika.P
13. Gokulharikrishnan.V
14. Akshya.R
15. Surya Dharshini.S
16. Selina.B
17. Jasmitha.P.S
18. Sarvesh.B
19. Selvamani.M
20. Kathiresan.K
21. Melvin Joby
22. Nishanth.S
23. Pravin.S
24. Ritheeswar.S
25. Shakthivel.M.S
26. Sundharesh.M

Key Highlights

- Exposure to cutting-edge research and real-world applications
- Networking with industry experts, researchers and fellow students
- Insights into emerging technologies and innovations in the RISC-V ecosystem
- Motivation to explore new areas and build a stronger future in technology

"Smaller steps. Bigger possibilities."

IIT WORKSHOP

IDEAS • DESIGN • REAL IMPACT

From Concepts to Real-World Solutions

LEARN
DESIGN
INNOVATE
IMPLEMENT
INSPIRE



PARTICIPANTS

Tharun.M | Gokul.P | Sanjeev.G.H
Tharun.RM | Sankames.VS

Semiconductor and Manufacturing Workshop
IIT TIRUPATI

We participated in a Semiconductor and Manufacturing Workshop at IIT Tirupati, where we gained exposure to electronics design, circuit simulation, and semiconductor technology. The sessions introduced Virtual Labs, SPICE Online, and Tinkercad, and provided an overview of semiconductor design and manufacturing concepts. The workshop helped connect theoretical concepts with practical simulation tools and strengthened our interest in VLSI design and semiconductor technology.



PARTICIPANTS

Subiksha.L | Kavya.M

IIT RISC-V PARTICIPATION

We participated in an IIT RISC-V programme at IIT Madras, which provided an opportunity to engage with the RISC-V ecosystem and explore its relevance to processor architecture and open instruction-set design. The sessions offered insights into modern computing architectures and semiconductor development, and helped us understand emerging technologies in the field of RISCV and embedded systems.

KEYWORDS: RISC-V • PROCESSOR ARCHITECTURE • OPEN SOURCE • SEMICONDUCTOR DEVELOPMENT • VLSI

MATLAB WORKSHOP

MATLAB®

Learn. Build. Apply.

From Concepts to Real-World Solutions

Date
October 10 & 11, 2026

Venue
PSG College of Technology, Coimbatore

Organised by
PSG College of Technology

About the Workshop

The MATLAB Workshop was conducted at PSG College of Technology on October 10 & 11, 2026, providing students with hands-on training in MATLAB and its applications. The session covered key concepts such as data analysis, plotting, simulation and problem solving, helping students build practical skills and gain confidence in using MATLAB for real-world scenarios.

Key Takeaways

- Hands-on practice with MATLAB tools and functions.
- Better understanding of data analysis and visualization.
- Solving real-world problems through MATLAB.
- Guidance from experienced mentors.

Teaching Mentor

Guided by
Faculty Mentors
PSG College of Technology

Their support and guidance made the learning experience more effective and enriching.


Participants

- Barani vel .k
- Jasmithaa .P.S
- Sasmitha .S.P
- Kathiresan .k
- Ragul alagarsamy .P

"Small Steps in Learning Lead to Big Innovations."

NEUROMORPHIC VLSI OUTREACH WORKSHOP

Inspiring Innovation Through Brain-Inspired Computing



Date
26 September 2026

Venue
Adishia College of Engineering, Kerala

Organizer
IEEE Circuits and Systems Society (IEEE CAS)

Event Type
Technical Workshop

Participants
Varsha VR, Monika M, Sasmitha SP, Subiksha L, Sri Ram MR, Tharun M, Manova M, Sanjeev G H



About the Workshop

The Neuromorphic VLSI Outreach Workshop introduced students to the emerging field of neuromorphic engineering, which aims to develop electronic systems inspired by the structure and functioning of the human brain.

Hands on Learning, Brighter Futures

Key Highlights

- Introduction to neuromorphic computing.
- Understanding brain-inspired electronic circuits.
- Exploring VLSI applications in artificial intelligence.
- Learning about energy-efficient computing architectures.

Learning Outcomes

The workshop offered an opportunity to explore emerging technologies at the intersection of electronics, neuroscience, and artificial intelligence, encouraging students to learn about innovative approaches to future computing systems.

> *Inspired by the human brain, engineered through silicon, and designed for the intelligence of tomorrow.*








LEARNING OUTCOMES

"Every competition is a chance to grow stronger."

ACHIEVEMENTS AT A GLANCE

- Varsha VR – 1st Place (Brain-Inspired Circuit Design Challenge)
- Monika M – 2nd Place (VLSI Quiz)
- Sasmitha SP – 3rd Place (Paper Presentation)
- Subiksha L – 3rd Place (Innovation Showcase)
- Sri Ram MR – Participation Certificate
- Tharun M – Participation Certificate
- Manova M – Participation Certificate
- Sanjeev G H – Participation Certificate


Miles
to go

MILES TO GO...

ENTREPRENEUR SPOTLIGHT

Young Innovators Shaping Tomorrow

Ideas | Innovation | Impact

In Conversation With

MR. KAVIESHWARA M

2028 Batch – Electronics Engineering
(VLSI Design and Technology)

Product Developer and AI Engineer



THE VISION

With a passion for technology and a drive to solve real-world problems, Mr. Kavieshwara M is building intelligent solutions that bridge the gap between innovation and industry. His journey as a product developer and AI engineer reflects a strong belief in the power of technology to create meaningful change.

THE JOURNEY

As a final-year Electronics Engineering student, he has been actively exploring VLSI design and emerging technologies. His dedication towards learning, research and hands-on development has helped him gain valuable experience in developing innovative products and AI-driven applications.

THE IMPACT

Through his AI interview platform — **InterviewBot**, he is helping colleges train hundreds of students efficiently while also supporting industry-level interview preparation.

KEY HIGHLIGHTS

- Product Developer and AI Engineer
- AI Interview Platform – InterviewBot
- Exploring VLSI Design and Technology
- Committed to innovation and impact

Small ideas can lead to big changes

DREAM · DEVELOP · DISRUPT

Learn
Explore
Grow

JAYPEE INSTITUTE OF INFORMATION TECHNOLOGY
NOIDA, INDIA

VLSI DESIGN & TEST
on
INTERNATIONAL SYMPOSIUM

VDAT 2026

Ideas.
Innovation.
Integration.

A PLATFORM FOR TOMORROW'S INNOVATORS

The International Symposium on VLSI Design & Test (VDAT 2026) at Jaypee Institute of Information Technology, Noida, brought together students, researchers and industry experts to explore the latest trends and advancements in VLSI design, testing and semiconductor technologies. The event provided a valuable opportunity to learn, network and gain insights into the future of the semiconductor industry.

EXPERT SESSIONS
Insights from industry leaders and academic experts

NETWORKING
Connect with peers, researchers and professionals

INNOVATION
Exploring cutting-edge technologies and real-world applications

FUTURE OPPORTUNITIES
Bridging academia and industry for a sustainable semiconductor ecosystem



OUR PARTICIPANTS

1. Suman S
2. Sriram M R
3. Sri vatsan P
4. Ajaikumar G
5. Rethika S
6. Kavya M
7. Udhaya R
8. Prithika P
9. Nitlhikannan J S

NOIDA, INDIA
Innovating Today for a Smarter Tomorrow

STUDENT ACHIEVEMENT

Seven VLSI Students Selected for Samsung India Fellowship Programme

VLSI | SEMICONDUCTOR TECHNOLOGY | INNOVATION

Empowering Future Innovators in Semiconductor Technology



The Department of EE-VDT Technology proudly celebrates the selection of seven third-year VLSI students for the Samsung India Fellowship Programme. This achievement recognizes their interest in semiconductor technology and advanced chip design. The learning initiative offers exposure to semiconductor fundamentals, MOSFET and CMOS technologies, and TCAD simulations, helping connect classroom concepts with practical applications.

The institution congratulates all seven students and wishes them success in their learning journey and future engineering careers.

Ashwin.S	Mukilan.S	Sri Ram.M.R	Sakthishree.D	Rethika.S	Suman.S	Sasmitha S P
III Year, VLSI	III Year, VLSI	III Year, VLSI	III Year, VLSI	III Year, VLSI	III Year, VLSI	III Year, VLSI

Key Highlights

- Exposure to semiconductor fundamentals
- Hands-on learning with industry experts
- Bridging classroom concepts with real-world design
- Building future career opportunities in VLSI

"Learning Today, Innovating Tomorrow, Shaping the Future of Chips."

NPTEL ACHIEVERS

VLSI INTERCONNECTS

LEARN | GROW | INNOVATE

NPTEL | FREE ONLINE EDUCATION swayam शिक्षित भारत, उन्नत भारत

Students from Sri Shakthi Institute of Engineering and Technology appeared for the NPTEL examination on **VLSI Interconnects,** demonstrating their interest in advanced semiconductor technology. The examination assessed their understanding of interconnects, signal transmission, and their role in modern VLSI circuit design. Their participation reflects a commitment to technical learning and exploring emerging semiconductor technologies, preparing them for future opportunities in the VLSI industry.

ELITE NPTEL ACHIEVERS



Nithikannan JS
III YEAR



Sakthishree D
III YEAR



Harish R
II YEAR

"Great chips begin with great connections — every interconnect brings innovation closer."

DATE :
20 SEPTEMBER 2026

VENUE :
KPR INSTITUTE OF ENGINEERING AND TECHNOLOGY, COIMBATORE

INSTITUTION :
SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

CONGRATULATIONS

VLSI INTERCONNECTS

DEPARTMENT OF EE-VLSI DESIGN AND TECHNOLOGY

SRI SHAKTHI
INST. OF ENGG & TECH
L&T Bypass, Coimbatore
COUNSELLING CODE : 2727

Students from the Department of EE-VLSI Design and Technology, Sri Shakthi Institute of Engineering and Technology, have successfully appeared for the NPTEL examination on VLSI Interconnects, demonstrating their continuous learning, technical interest and commitment towards advanced semiconductor technologies. Their participation reflects the department's emphasis on academic excellence and preparing students for future opportunities in the VLSI industry.

DEPARTMENT OF EE-VLSI DESIGN AND TECHNOLOGY



THIRUMURUGAN.S
III YEAR



AJAIKUMAR.G
III YEAR



SRIVATSAN
III YEAR



SAKTHISHREE.D
III YEAR



SRI RAM.M.R
III YEAR



NITHIKKANANNAN,J,S
III YEAR



DARSHAN,R,A
III YEAR



SUMAN.S
III YEAR



MONIKA.M
III YEAR

NPTEL | FREE ONLINE EDUCATION swayam शिक्षित भारत, उन्नत भारत



"Learning today, interconnecting a smarter tomorrow."

CONGRATULATIONS

VLSI INTERCONNECTS

DEPARTMENT OF EE-VLSI DESIGN AND TECHNOLOGY

SRI SHAKTHI
INST. OF ENGG & TECH
L&T Bypass, Coimbatore
COUNSELLING CODE : 2727

Students from the Department of EE-VLSI Design and Technology, Sri Shakthi Institute of Engineering and Technology, have successfully appeared for the NPTEL examination on VLSI INTERCONNECTS, demonstrating their continuous learning, technical interest and commitment towards advanced semiconductor technologies. Their participation reflects the department's emphasis on academic excellence and preparing students for future opportunities in the VLSI industry.



DEPARTMENT OF EE-VLSI DESIGN AND TECHNOLOGY



ELAMSARAVANAN.G
II YEAR



MITHUN.R.N
II YEAR



AKSHAYA.R
II YEAR



JANARTHANAN
II YEAR



HARISH.K
II YEAR



GOWTHAM.P
II YEAR



SASMITHA.S.P
II YEAR



INDHUJA.J
II YEAR



SHIEK KATHER ASIF.P
II YEAR

NPTEL | FREE ONLINE EDUCATION swayam शिक्षित भारत, उन्नत भारत

"Learning today, interconnecting a smarter tomorrow."

AI-ML HACKATHON
PARTICIPATION REPORT

INNOVATE • BUILD • GROW



DHARUN PRASANNA R
WITH TEAM MEMBERS
JEEVANANDHAM B | SUNDARESH M

ACHIEVEMENT
SPECIAL MENTION

PROJECT
Roleup

PROBLEM STATEMENT
Agentic AI for Career Growth and Development

TEAM MEMBERS
- Dharun Prasanna R
- Jeevanandham B
- Sundaresh M

ABOUT THE EVENT

On 22nd and 23rd July 2026, I, Dharun Prasanna, along with my team members Jeevanandham and Sundaresh, participated in an AI-ML Hackathon.

PROBLEM STATEMENT & SOLUTION

Our team selected the problem statement **"Agentic AI for Career Growth and Development."** As a solution to this problem, we proposed an innovative application named **"Roleup."** The application was designed with the aim of leveraging Agentic AI to support individuals in their career growth and professional development.

OUR JOURNEY

During the hackathon, our team worked collaboratively to develop and present our idea, focusing on its innovation, practical applicability, and potential impact. Our solution was well received by the evaluators, and we were awarded a **Special Mention** under the "Agentic AI for Career Growth and Development" problem statement.

KEY TAKEAWAYS

Participating in the hackathon was a valuable experience that provided us with an opportunity to apply our knowledge of Artificial Intelligence and Machine Learning to a real-world problem. It also helped us improve our teamwork, problem-solving, innovation, and presentation. skills.

IDEAS TODAY | IMPACT TOMORROW

CELEBRATING SPORTING EXCELLENCE

AIMING HIGH, ACHIEVING MORE

Our college takes pride in the achievements of our talented shooter, **Abirami S. A, Department of EE – VDT,** who has brought laurels through consistent performance in pistol shooting at district, state and south zone levels. Her journey reflects discipline, focus and the spirit of excellence that inspires the entire student community.





> *"Discipline in practice today builds a brighter tomorrow."*

FOCUSED DETERMINED INSPIRING

Abirami S. A., Department of EE – VDT, Sri Shakthi Institute of Engineering and Technology, continues to balance academics and rigorous training, showing remarkable perseverance in every competition. Her achievements stand as a testament to hard work, mental strength and a passion for shooting.

ACHIEVEMENT JOURNEY

District Level
Pistol Shooting Championship

State Level
Shooting Championship

South Zone Level
Shooting Championship

KEY TAKEAWAYS

- Discipline & Focus
- Consistency & Practice
- Performance Improvement
- Leadership & Inspiration

IMPACT ON THE STUDENT COMMUNITY

- Encourages more students to take up sports
- Builds a culture of fitness and discipline
- Showcases the balance between academics and sports
- Motivates the campus towards holistic development

OVERALL MEDAL TALLY

8	4	1
Gold	Silver	Bronze

"Every target is a step closer to a stronger version of myself."



TWO SPORTS, ONE UNBREAKABLE SPIRIT

BASKETBALL – CENTRE

NETBALL – GOAL ATTACK (GA)



I am not just an athlete; I am a dream driven by determination. As a Basketball Centre, I fight for every rebound and stand strong under pressure. As a Netball Goal Attack (GA), I turn opportunities into goals with precision and confidence. Every drop of sweat reflects my dedication, and every challenge builds my strength. I believe that discipline, teamwork, and perseverance are the keys to success. Defeats don't break me; they teach me to rise stronger. I don't fear challenges because I know they shape champions. My passion drives me, my determination guides me, and my dreams inspire me. I play not just to win, but to inspire and make my team proud. Two sports, two positions, one fearless heart, and a spirit that never gives up! I don't just play the game; I play to leave a legacy.

> *"Two sports. Two positions. One fearless heart."*

Nitin K R

COMPETITION HIGHLIGHTS

Anna University South Zone Netball Tournament 2026 – 2027

Bhopal

FORM 3

Form 3 National Certificate secured

State Championship 2026 – 2027

Nehru Stadium, Coimbatore

2nd

2nd Position

Selected for Tamil Nadu State Team Representing Camp

CM Trophy 2026 – 2027

Nehru Stadium, Coimbatore

4th

4th Place

Anna University Zone 2026 – 2027

PSG Tech

3rd

3rd Position

Selected for Anna University Inter-Zone Basketball Match

> *"Every competition is a chance to grow*

ACHIEVEMENTS AT A GLANCE

- Anna University South Zone Netball Tournament 2026–2027 – Form 3 National Certificate secured
- State Championship 2026–2027 – 2nd Position (Selected for Tamil Nadu State Team Representing Camp)

CELEBRATING SPORTING EXCELLENCE

SKILL • DISCIPLINE • DETERMINATION



KAMALESH V.K.

DEPARTMENT OF EE-VDT
SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

Kamalesh V.K. of the Department of EE-VDT at Sri Shakthi Institute of Engineering and Technology has demonstrated outstanding consistency and determination through his Kho Kho performances in Anna University zonal and inter-zone competitions across three academic years.

COMPETITION HIGHLIGHTS

Anna University Zonal Kho Kho Event 2024 – 2025

CIT Coimbatore

1st Place

Anna University Inter Zone Kho Kho Event 2024 – 2025

Paavai College, Namakkal

2nd Place

Anna University Zonal Kho Kho Event 2025 – 2026

CIT Coimbatore

1st Place

Anna University Zonal Kho Kho Event 2026 – 2027

CIT Coimbatore

1st Place

"Every competition is a chance to grow stronger."

ACHIEVEMENTS AT A GLANCE

- Anna University Zonal Kho Kho Event 2024 – 2025 (CIT Coimbatore) – 1st Place
- Anna University Inter Zone Kho Kho Event 2024 – 2025 (Paavai College, Namakkal) – 2nd Place
- Anna University Zonal Kho Kho Event 2025 – 2026 (CIT Coimbatore) – 1st Place
- Anna University Zonal Kho Kho Event 2026 – 2027 (CIT Coimbatore) – 1st Place

CELEBRATING THROWING EXCELLENCE

SKILL • STRENGTH • PRECISION



SANJEY KRISHNA V.

DEPARTMENT OF EE-VDT
SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

representing Anna University Zone IX, achieved remarkable success at the Coimbatore Track Fest 2026, securing medals in multiple throwing events. [More descriptive text about his training and dedication].

COMPETITION HIGHLIGHTS

Anna University Zone IX & Discus Throw 2026

BRONZE

Bronze medal

Coimbatore Track Fest 2026

Performance

SILVER

Silver medal

Coimbatore Track Fest 2026 & Hammer Throw Event

SILVER

Silver medal

Anna University Zone IX & Discus Throw Event

BRONZE

Bronze Medal

"Strength is forged in every throw, precision is earned with every attempt."

ACHIEVEMENTS AT A GLANCE

- Coimbatore Track Fest 2026: Hammer Throw - Silver Medal
- Anna University Zone IX: Discus Throw - Bronze Medal

CELEBRATING SPORTING EXCELLENCE

SKILL • DISCIPLINE • DETERMINATION

TEAMWORK BUILDS GREATER VICTORIES



BADMINTON

ANNA UNIVERSITY ZONALS

THIRD PLACE

SRI SHAKTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

Jithin Rio R

The badminton team of Sri Shakthi Institute of Engineering and Technology secured **Third Place** in the Anna University Zonal Tournament, showcasing exceptional teamwork, determination and sportsmanship. Their performance reflects the spirit of perseverance and the commitment to bring laurels to the institution.



TEAMWORK
Stronger Together

DETERMINATION
To Reach Higher

ACHIEVEMENT
Beyond Limits

"Every match is a step towards a stronger version of ourselves."

TOURNAMENT DETAILS

- Anna University Zonal Tournament 2026 – 2027
- PSG College of Technology, Coimbatore
- Badminton – Men's Team
- Third Place



KARATE ACHIEVEMENTS

Discipline Builds Character,
Karate Builds Life.



EVENT DETAILS

ANNA UNIVERSITY INTER ZONE KARATE TOURNAMENT 2025 - 2026

(Oddanchatram, Christian College of Engineering and Technology)

3 Secured 3rd Place

STATE CHAMPIONSHIP 2025 - 2026

(Udumalpet, State level karate championship)

1 1st Position

Name:
K. Vijay Kathirvel

OUR WISH

Keep going, Champ!

Your dedication,
hard work and discipline
inspire us all.
May you achieve many more
victories in your journey!

空手道

Train Hard
Dream Big
Achieve More

OUR STUDENTS

Achievements
STUDENTS OF EE-VDT

TALENT | TEAMWORK | VICTORY

The EE-VDT Department of Sri Shakthi Institute of Engineering and Technology takes pride in the outstanding achievements of our students in various college events. Their dedication, passion and team spirit have brought multiple laurels to our institution.



THE ILLUSION CREW

Two hearts. One rhythm. Representing the Illusion Crew, our talented students have made their mark on every stage.



FROM OUR DEPARTMENT

HARINI K.S AND WINSTON CHURCHIL

Dance is not just a move, it's our language.

ILLUSION CREW

EVENTS & ACHIEVEMENTS

IIT Madras	Runner up
IIT Palakkad	Winners
NIT TRICHY 2K25	Runner up
NIT TRICHY 2K26	Runner up
Fun republic Mall grp dance	Winners
Rathinam clg fest 2k25	Winners
KCT clg fest	Winners
Emerging Thrissur	Winners
Sargam 2k25	Winners
VIT VEL TECH clg fest	Winners
Dangenix	Winners
Yagnadhurva LBS institute	Runner up

Together We Create Memories ♡

PROUD TO BE A PART OF

ILLUSION CREW

DANCE | EXPRESS | INSPIRE

NCC
OUR CADETS OUR PRIDE

LEAD | SERVE | INSPIRE

एकता और अनुशासन

National Cadet Corps

Discipline today... Leadership tomorrow...





PRATIKSHA. S. S

Rank :
NCC Cadet

Achievement :
Participated in an Annual Training Camp – 2, conducted by 4 TN BN NCC.

Academic Year :
2026 – 2027
| SNS College of Engineering

Discipline Builds Better Citizens



JASMITHAA. P. S

Rank :
NCC Cadet

Achievement :
Participated in a Defence Workshop at Kumaraguru College of Technology.

Academic Year :
2026 – 2027
| Kumaraguru college of technology



SURYA DHARSHINI. S

Rank :
NCC Cadet

Achievement :
Participated in a Defence Workshop at Kumaraguru College of Engineering.

Academic Year :
2026 – 2027
| Kumaraguru college of Engineering



NCC

STRONGER YOUTH ★ SAFER NATION

Jai Hind

NCC

NCC
OUR CADETS OUR PRIDE

LEAD | SERVE | INSPIRE

एकता और अनुशासन

National Cadet Corps

Discipline today... Leadership tomorrow...



CUO. YOGESH S

Rank : Cadet Under Officer (CUO)

Achievement : Republic Day Camp (RDC) - Training II (5 Camps)

Trained for a greater purpose, leading with discipline and pride.



SGT. SANJEY KRISHNA V

Rank : Sergeant (SGT)

Achievement : Republic day Camp - 3 camps

Discipline, dedication and a spirit to serve.



LCPL. RAGUL PRASATH S

Rank : Lance Corporal

Achievement : Army Attachment Camp - 4/8 Gorkha rifles, Banglore.

Learning, adapting and ready for greater challenges.



CPL. SOORYA VELA P

Rank : Corporal (CPL)

Achievement : Republic Day Camp - 2 camps

Small steps in discipline, lead to big dreams.



NCC

STRONGER YOUTH ★ SAFER NATION

Jai Hind

Creativity has no limits...

ART CORNER

Colours of Imagination

Art turns a blank page into a world of possibilities...

Divine Grace



Drawn by: Suryadharshini S

A blend of tradition and art, this drawing represents wisdom, peace and the power to overcome obstacles.

Pure Happiness



Drawn by: SophiaCharles

Sometimes, happiness is as simple as a wagging tail and a smile that brightens your day.

Strength Within



Drawn by: SophiaCharles


The real strength is not in power, but in the courage to rise, even when life gets tough.

Let Life Bloom



Drawn by: Haripriya M


Every page holds a story, and every story has the power to make life bloom.



Drawn by: R. Devasree

Dream Create Be You

Because the world needs your unique colours.




Drawn by: Sanjay durai M S

DRAIM ★ EXPRESS ★ INSPIRE

VLSI CLUB

Our Club Members



DIGITAL MARKETING CLUB

STUDENT COORDINATORS

1. Pugazhendhi.S
2. Nithikkannan.J.S
3. Suman.s

MEMBERS

2nd Year

- Melvin Joby
- Adithyaa.V
- Sraen.S.M
- Sruthish.S
- Sarvesh.B
- Haripriya.M

3rd Year

- Pradeep.D
- Roobashri.S
- Tharun M
- Anand K

INNOVATION CLUB

STUDENT COORDINATORS

1. Sasmitha.S.P
2. Ashwin.S

MEMBERS

3rd Year

- Dhivya.G.V
- Sanjeev.G.H
- Jai Aditya.T
- Harini.D
- Santhosh.S

2nd Year

- Prathisha S.S
- Rithanya.R
- Charuatha.R
- Selina.B
- Ragul.r.k
- Mohammad Abrar
- Sundaresh.M
- Jeevanandham.b
- Ritheeswar.s
- Sakthivel.m.s
- Nishant .s

EXTRACURRICULAR CLUB

STUDENT COORDINATORS

1. Kavya M
2. Subhashini.N
3. Thirumurugan.S
4. Mukilan.R

MEMBERS

1. Nitin.K.R
2. Ajaykumar.G
3. Udhaya.R
4. Raghul Vaasun.V.T



Together We Build Smarter Electronics

EDITORIAL BOARD

Words bring ideas to life...

Team Work Creates Magic

EDITORIAL HEAD

Baranivel K
Adithyaa V

"A magazine is not just a collection of pages, but a reflection of minds, ideas and dreams."

EDITORIAL CLUB MEMBERS

NON TECHNICAL

1. Sarvesh G
2. Sathya K
3. Akshaya R
4. Ritheeswar S

TECHNICAL

1. Harekrishnan M
2. Sakthivel M S
3. Divakar O
4. Kathiresan K

REPRESENTATIVES

3rd YEAR

1. Manova M
2. Soorya Vela P
3. Srivatsan P
4. Harini D

2nd YEAR

1. Vijaykathirvel K
2. Gokulharikrishnan
3. Lavanya A M
4. Abineevesh S
5. Haripriya M
6. Suryadharshini S

1st YEAR

1. Mithlesh D U
2. Harshini V
3. Harini G
4. Balasakthiraj S R

COORDINATORS

3rd YEAR

1. Kavya M
2. Dhivya G P

2nd YEAR

1. Indhuja J
2. Jothika P
3. Abineevesh S

Together We Create A Brighter Tomorrow