

Course Number	Ese 2005	
Section Number	EMBT TERM 2	
Course Title	Embedded Systems Architecture 1	
Semester/Year	er EMBT Term2/2019	

Instructor	Mohsen Salahi	

Lab No.	3	

Submission Date	July 05, 2019
Due Date	July 12 ,2019

Student Name	Darshan	Ronakkumar	Ankit Patel.
	Mistry.	Sharma.	
Student ID	C0749864	C0747019	C0747455
Signature*	D.M	R.S	A.P

^{*}By signing above you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties.

Program:

```
| AA 🔩 📝 | 🚎 🗐 | Og | Of | Og | Og | Og | Og | Og | 257 ab/ | 🔜 🗐 📳
 1
     library ieee;
     use ieee.std logic 1164.all;
 2
 3
     use ieee.std logic arith.all;
 4
     use ieee.std logic unsigned.all;
 5
    entity g is
 6
    □port(
     clk:in std_logic;
 7
     p:in std logic;
 8
     reset:in std logic;
 9
10
     -R:out std logic);
11
     end g;
12
13
    architecture behav of g is
14
     type state type is (state0, state1, state2, state3, state4, state5, state6);
15
     signal current_state: state_type;
16
    ⊟begin
17
18
    □process(clk,reset)
19
     begin
20
    ☐if (reset='l') then
21
    -current_state<=state0;
22
    ⊟elsif(clk'event and clk='l')then
23
   Ecase current state is
24
    when state0=>
25
   if p='l' then
26
   -current state<=state1;
27 Pelse
25
    ☐if p='l' then
26
      current_state<=state1;
27
     ⊟else
28
      current_state<=state2;
29
      end if;
30
      when statel=>
31
32
     ☐if p='l' then
33
      current_state<=state2;
34
     else
35
      current_state<=state1;
36
      end if;
37
      when state2=>
38
39
     ☐if p='l' then
     current_state<=state3;
40
41
     else
      current_state<=state2;
end if;
42
43
44
      when state3=>
45
46
     ☐if p='l' then
       current_state<=state4;
47
48
       end if;
49
      when state4=>
50
51
     if p='l' then
```

```
current_state<=state2;
end if;
when state3=>
if p='l' then
current_state<=state4;
end if;
when state4=>
if p='l' then
42
43
44
45
46
47
48
49
50
     ☐ if p='l' then

├current_state<=state5;
51
52
       current_state<=state6; end if;
53
      _else
54
55
56
57
       when others=>
58
       current_state<=state0;
59
       -end case;
-end if;
end process;
60
61
62
63
       R<='1' when current_state = state6 else '0';
64
65
       end behav;
66
67
68
```

```
를 "'''' | 발발 ''''' | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | [ ] | 
           library ieee;
               use ieee.std_logic_l164.all;
    3
             use ieee.std logic arith.all;
              use ieee.std logic unsigned.all;
    4
             ⊟entity test is
    5
    6
             Lend test;
    7
             -architecture behavioral of test is
    8
             component g
   9 | port (
                clk:in std_logic;
 10
               p: in std logic;
 11
 12
                reset:in std logic;
 13
               R:out std logic
 14
               F);
 15
                end component;
 16
 17
                signal clk:std logic:='0';
 18
                signal p:std logic:='0';
 19
                signal reset:std logic:='0';
 20
 21
                signal R :std logic;
 22
 23
                constant clk period:time:= 10 ns;
 24
               begin
 25  uut: g port map (
 26
               clk=>clk,
 27
                 p=>p,
               25 ⊟uut: g port map (
26
              clk=>clk,
27
              p=>p,
28
               reset=>reset,
29
               R=>R
30
              F);
31
            ⊟clk process: process
32
              begin
               clk<='0';
33
34
              wait for clk period/2;
35
              clk<='1';
              wait for clk_period/2;
36
37
               end process;
38
39
           ∃stim proc: process
40
              begin
41
               wait for 100 ns;
42
               wait for clk period *10;
43
               wait;
44
               end process;
45
46
           □p_process :process
47
              begin
48
              p<='1';
49
               wait for 100 ns;
50
               p<='1';
51
               wait for 100 ns;
```

```
31
    □clk process: process
32
     begin
33
     clk<='0';
34
     wait for clk_period/2;
35
     clk<='1';
36
     wait for clk_period/2;
37
     end process;
38
39
    ☐stim_proc: process
40
     begin
41
      wait for 100 ns;
42
      wait for clk period *10;
43
      wait;
44
     end process;
45
46
    □p_process :process
47
     begin
48
     p<='1';
49
     wait for 100 ns;
50
     p<='1';
51
     wait for 100 ns;
52
     p<='0';
53
     wait for 100 ns;
54
     end process;
55
     end behavioral;
56
57
```

OUTPUT:.

