

Course Number	Ese 2005
Section Number	EMBT TERM 2
Course Title	Embedded Systems Architecture 1
Semester/Year	EMBT Term2/2019

Instructor	Mohsen Salahi
------------	----------------------

Lab No.	3
----------------	----------

Submission Date	July 05, 2019
Due Date	July 12 ,2019

Student Name	Darshan Mistry.	Ronakkumar Sharma.	Ankit Patel.
Student ID	C0749864	C0747019	C0747455
Signature*	D.M	R.S	A.P

**By signing above you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties.*

Lab No.3

Program:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5  entity g is
6  port(
7      clk:in std_logic;
8      p:in std_logic;
9      reset:in std_logic;
10     R:out std_logic);
11  end g;
12
13  architecture behav of g is
14      type state_type is (state0,state1,state2,state3,state4,state5,state6);
15      signal current_state: state_type;
16
17  begin
18      process(clk,reset)
19      begin
20          if (reset='1') then
21              current_state<=state0;
22          elsif(clk'event and clk='1')then
23              case current_state is
24                  when state0=>
25                      if p='1' then
26                          current_state<=state1;
27                      else
28                          current_state<=state2;
29                      end if;
30                  when state1=>
31                      if p='1' then
32                          current_state<=state2;
33                      else
34                          current_state<=state1;
35                      end if;
36                  when state2=>
37                      if p='1' then
38                          current_state<=state3;
39                      else
40                          current_state<=state2;
41                      end if;
42                  when state3=>
43                      if p='1' then
44                          current_state<=state4;
45                      end if;
46                  when state4=>
47                      if p='1' then
48                          current_state<=state5;
49                      end if;
50                  when state5=>
51                      if p='1' then
52                          current_state<=state6;
53                      end if;
54                  when state6=>
55                      if p='1' then
56                          current_state<=state0;
57                      end if;
58              end case;
59          end if;
60      end process;
61      R<=current_state;
62  end architecture;
```

```
42   current_state<=state2;  
43   end if;  
44  
45   when state3=>  
46   □ if p='1' then  
47   | current_state<=state4;  
48   | end if;  
49   |  
50   | when state4=>  
51   | □ if p='1' then  
52   | | current_state<=state5;  
53   | | □ else  
54   | | current_state<=state6;  
55   | | end if;  
56   | |  
57   | | when others=>  
58   | | current_state<=state0;  
59   | |  
60   | end case;  
61   | end if;  
62   end process;  
63  
64   R<='1' when current_state = state6 else '0';  
65  
66   end behav;  
67  
68
```

TB:-

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5  entity test is
6  end test;
7  architecture behavioral of test is
8  component g
9  port (
10     clk:in std_logic;
11     p: in std_logic;
12     reset:in std_logic;
13     R:out std_logic
14 );
15 end component;
16
17 signal clk:std_logic:='0';
18 signal p:std_logic:='0';
19 signal reset:std_logic:='0';
20
21 signal R :std_logic;
22
23 constant clk_period:time:= 10 ns;
24 begin
25 uut: g port map (
26     clk=>clk,
27     p=>p,
```

```
25 uut: g port map (
26     clk=>clk,
27     p=>p,
28     reset=>reset,
29     R=>R
30 );
31 clk_process: process
32 begin
33     clk<='0';
34     wait for clk_period/2;
35     clk<='1';
36     wait for clk_period/2;
37 end process;
38
39 stim_proc: process
40 begin
41     wait for 100 ns;
42     wait for clk_period *10;
43     wait;
44 end process;
45
46 p_process :process
47 begin
48     p<='1';
49     wait for 100 ns;
50     p<='1';
51     wait for 100 ns;
```

```

31 clk_process: process
32 begin
33   clk<='0';
34   wait for clk_period/2;
35   clk<='1';
36   wait for clk_period/2;
37 end process;
38
39 stim_proc: process
40 begin
41   wait for 100 ns;
42   wait for clk_period *10;
43   wait;
44 end process;
45
46 p_process :process
47 begin
48   p<='1';
49   wait for 100 ns;
50   p<='1';
51   wait for 100 ns;
52   p<='0';
53   wait for 100 ns;
54 end process;
55 end behavioral;
56
57

```

OUTPUT:.

