6502 Instruction Set

HI								LO-N	IBBLE							
00 01 02 03 04 05 06 07 08 09 0A							0A	0В	0C	0 D	0E	OF				
00	BRK impl	ORA X,ind	???	???	???	ORA zpg	ASL zpg	???	PHP impl	ORA #	ASL A	???	???	ORA abs	ASL abs	???
10	BPL rel	ORA ind,Y	???	???	???	ORA zpg,X	ASL zpg,X	???	CLC impl	ORA abs,Y	???	???	???	ORA abs,X	ASL abs,X	???
20	JSR abs	AND X, ind	???	???	BIT zpg	AND zpg	ROL zpg	???	PLP impl	AND #	ROL A	???	BIT abs	AND abs	ROL abs	???
30	BMI rel	AND ind,Y	???	???	???	AND zpg,X	ROL zpg,X	???	SEC impl	AND abs,Y	???	???	???	AND abs,X	ROL abs,X	???
40	RTI impl	EOR X, ind	???	???	???	EOR zpg	LSR zpg	???	PHA impl	EOR #	LSR A	???	JMP abs	EOR abs	LSR abs	???
50	BVC rel	EOR ind, Y	???	???	???	EOR zpg,X	LSR zpg,X	???	CLI impl	EOR abs, Y	???	???	???	EOR abs,X	LSR abs,X	???
60	RTS impl	ADC X,ind	???	???	???	ADC zpg	ROR zpg	???	PLA impl	ADC #	ROR A	???	JMP ind	ADC abs	ROR abs	???
70	BVS rel	ADC ind,Y	???	???	???	ADC zpg,X	ROR zpg,X	???	SEI impl	ADC abs,Y	???	???	???	ADC abs,X	ROR abs, X	???
80	???	STA X, ind	???	???	STY zpg	STA zpg	STX zpg	???	DEY impl	???	TXA impl	???	STY abs	STA abs	STX abs	???
90	BCC rel	STA ind,Y	???	???	STY zpg,X	STA zpg,X	STX zpg,Y	???	TYA impl	STA abs,Y	TXS impl	???	???	STA abs,X	???	???
A0	LDY #	LDA X,ind	LDX #	???	LDY zpg	LDA zpg	LDX zpg	???	TAY impl	LDA #	TAX impl	???	LDY abs	LDA abs	LDX abs	???
в0	BCS rel	LDA ind,Y	???	???	LDY zpg,X	LDA zpg,X	LDX zpg,Y	???	CLV impl	LDA abs,Y	TSX impl	???	LDY abs,X	LDA abs,X	LDX abs,Y	???
C0	CPY #	CMP X,ind	???	???	CPY zpg	CMP zpg	DEC zpg	???	INY impl	CMP #	DEX impl	???	CPY abs	CMP abs	DEC abs	???
D0	BNE rel	CMP ind,Y	???	???	???	CMP zpg,X	DEC zpg,X	???	CLD impl	CMP abs,Y	???	???	???	CMP abs,X	DEC abs,X	???
ΕO	CPX #	SBC X,ind	???	???	CPX zpg	SBC zpg	INC zpg	???	INX impl	SBC #	NOP impl	???	CPX abs	SBC abs	INC abs	???
F0	BEQ rel	SBC ind,Y	???	???	???	SBC zpg,X	INC zpg,X	???	SED impl	SBC abs,Y	???	???	???	SBC abs,X	INC abs,X	???

Address Modes:

A	Accumulator	OPC A	operand is AC
abs	absolute	OPC \$HHLL	operand is address \$HHLL
abs,X	absolute, X-indexed	OPC \$HHLL,X	operand is address incremented by X with carry
abs,Y	absolute, Y-indexed	OPC \$HHLL,Y	operand is address incremented by Y with carry
#	immediate	OPC #\$BB	operand is byte (BB)
impl	implied	OPC	operand implied
ind	indirect	OPC (\$HHLL)	operand is effective address; effective address is value of address
X,ind	X-indexed, indirect	OPC (\$BB,X)	operand is effective zeropage address; effective address is byte (BB) incremented by X without carry
ind,Y	indirect, Y-indexed	OPC (\$LL),Y	operand is effective address incremented by Y with carry; effective address is word at zeropage address

rel	relative	OPC \$BB	branch target is PC + offset (BB), bit 7 signifies negative offset
zpg	zeropage	OPC \$LL	operand is of address; address hibyte = zero (\$00xx)
zpg,X	zeropage, X-indexed	OPC \$LL,X	operand is address incremented by X ; address hibyte = zero ($\$00xx$); no page transition
zpg,Y	zeropage, Y-indexed	OPC \$LL,Y	operand is address incremented by Y; address hibyte = zero (\$00xx); no page transition

Instructions by Name:

ADC add with carry

AND and (with accumulator)

ASL arithmetic shift left

BCS branch on carry clear

BEQ branch on equal (zero set)

BIT bit test

BMI branch on minus (negative set)

BNE branch on not equal (zero clear)

BPL branch on plus (negative clear)

BRK interrupt

BVC branch on overflow clear

BVS branch on overflow set

CLC clear carry

CLD clear decimal

CLI clear interrupt disable

CLV clear overflow

CMP compare (with accumulator)

CPX compare with X

CPY compare with Y

DEC decrement

DEX decrement X

DEY decrement Y

EOR exclusive or (with accumulator)

INC increment

INX increment X

INY increment Y

JMP jump

JSR jump subroutine

LDA load accumulator

LDY load X

LDY load Y

LSR logical shift right

```
NOP \ldots no operation
ORA .... or with accumulator
PHA .... push accumulator
PHP .... push processor status (SR)
PLA .... pull accumulator
PLP .... pull processor status (SR)
ROL .... rotate left
ROR .... rotate right
RTI .... return from interrupt
RTS .... return from subroutine
SBC .... subtract with carry
SEC .... set carry
SED .... set decimal
SEI .... set interrupt disable
STA .... store accumulator
STX .... store X
STY .... store Y
TAX .... transfer accumulator to X
TAY .... transfer accumulator to Y
TSX .... transfer stack pointer to X
TXA \dots transfer X to accumulator
TXS .... transfer X to stack pointer
TYA .... transfer Y to accumulator
Registers:
PC .... program counter
                                   (16 bit)
AC .... accumulator
                                    (8 bit)
X .... X register
                                    (8 bit)
Y .... Y register
                                    (8 bit)
SR .... status register [NV-BDIZC] (8 bit)
SP .... stack pointer
                                    (8 bit)
SR Flags (bit 7 to bit 0):
N .... Negative
V .... Overflow
- .... ignored
B .... Break
```

D Decimal (use BCD for arithmetics)

I Interrupt (IRQ disable)

Z Zero

C Carry

Processor Stack:

LIFO, top down, 8 bit range, 0x0100 - 0x01FF

Bytes, Words, Addressing:

8 bit bytes, 16 bit words in lobyte-hibyte representation (Little-Endian).

16 bit address range, operands follow instruction codes.

Vendor:

MOS Technology, 1975



APPENDIX A: 6502 Instructions in Detail

ADC Add Memory to Accumulator with Carry

addressing	assembler	opc	bytes	cyles
immidiate	ADC #oper	69	2	2
zeropage	ADC oper	65	2	3
zeropage,X	ADC oper,X	75	2	4
absolute	ADC oper	6D	3	4
absolute,X	ADC oper,X	7D	3	4*
absolute,Y	ADC oper, Y	79	3	4*
(indirect,X)	ADC (oper, X) 61	2	6
(indirect),Y	ADC (oper),	Y 71	2	5*

AND AND Memory with Accumulator

A AND M \rightarrow A $\begin{tabular}{lll} N & Z & C & I & D & V \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ \end{tabular}$

addressing	assembler	opc	bytes	cyles
immidiate	AND #oper	29	2	2
zeropage	AND oper	25	2	3
zeropage,X	AND oper, X	35	2	4

absolute	AND	oper	2D	3	4
absolute,X	AND	oper,X	3D	3	4
absolute,Y	AND	oper,Y	39	3	4
(indirect, X)	AND	(oper,X)	21	2	6
(indirect), Y	AND	(oper),Y	31	2	5:

ASL Shift Left One Bit (Memory or Accumulator)

C <- [76543210]	<-	0	1	N	Z	С	Ι	D	V
				+	+	+	-	-	-

addressing	assembler	opc	bytes	cyles
accumulator	ASL A	0A	1 2	2 5
zeropage,X	ASL oper ASL oper,X	06 16	2	6
absolute absolute.X	ASL oper	0E 1E	3	6

BCC Branch on Carry Clear

branch	on	С	=	0	N	Z	С	Ι	D	V

addressing	assembler	opc	bytes	cyles
relative	BCC oper	90	2	2**

BCS Branch on Carry Set

branch	on	С	=	1			N	Z	С	Ι	D	V

addressing	assem	nbler	opc	bytes	cyles
relative	BCS c	per	В0	2	2**

BEQ Branch on Result Zero

branch	on	Ζ	=	1	Ν	Ζ	С	Ι	D	V

addressing	assembler	opc	bytes	cyles
relative	BEQ oper	F0	2	2**

BIT Test Bits in Memory with Accumulator

bits 7 and 6 of operand are transferred to bit 7 and 6 of SR (N,V); the zeroflag is set to the result of operand AND accumulator.

A AND M, M7 -> N, M6 -> V N Z C I D V M7 + - - - M6

	addressing	assembler	opc	bytes	cyles
	zeropage absolute				
BMI	Branch on Res	ult Minus			
	branch on $N =$	1			I D V
	addressing				cyles
	relative				2**
BNE	Branch on Res	ult not Zero			
	branch on Z =	0		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	relative				
BPL	Branch on Res	ult Plus			
	branch on $N =$	0			I D V
	addressing	assembler	opc	bytes	cyles
	relative				
BRK	Force Break				
	interrupt, push PC+2, pu	sh SR			I D V 1
	addressing	assembler	opc	bytes	cyles
	implied			1	7
BVC	Branch on Ove	rflow Clear			
	branch on $V =$	0			I D V
	addressing	assembler	opc	bytes	cyles
	relative	BVC oper	50	2	2**
BVS	Branch on Ove	rflow Set			
	branch on $V =$	1		N Z C	I D V

_ _ _ _

		assembler			cyles
		BVC oper			2**
CLC	Clear Carry	Flag			
	0 -> C			N Z C	IDV
	addressing	assembler	_	bytes	
	implied	CLC	18	1	2
CLD	Clear Decima	l Mode			
	0 -> D				I D V
		assembler			
	implied	CLD		1	
CLI	Clear Interr	upt Disable B	it		
	0 -> I			NZC	IDV
					0
		assembler			cyles
	implied			1	2
LV	Clear Overfl	ow Flag			
	0 -> V				I D V
					011100
		assembler			
CMP		CLV	В8	1	
CMP	implied	CLV	B8 ulator	1	2 I D V
CMP	implied Compare Memo A - M addressing	CLV ry with Accum assembler	B8 B8 ulator	1 N Z C + + + -	2 I D V
CMP	implied Compare Memo A - M addressing immidiate	CLV ry with Accum assembler CMP #oper	B8 ulator opc C9	N Z C+++- bytes2	2 I D V
CMP	implied Compare Memo A - M addressing immidiate zeropage	CLV ry with Accum assembler CMP #oper CMP oper	B8 ulator opc C9 C5	N Z C + + + - bytes	I D V
CMP	implied Compare Memo A - M addressing immidiate	CLV ry with Accum assembler CMP #oper	B8 ulator opc C9	N Z C + + + - bytes	I D V

	<pre>absolute,Y (indirect,X) (indirect),Y</pre>	CMP oper,Y CMP (oper,X) CMP (oper),Y	D9 C1 D1	3 2 2	4* 6 5*
CPX	Compare Memor	ry and Index X			
	X - M				I D V
	addressing	assembler	opc	bytes	cyles
	immidiate zeropage	CPX #oper CPX oper CPX oper	E0 E4	2 2	2
CPY	Compare Memor	y and Index Y			
	Y - M				I D V
	addressing	assembler	opc	bytes	cyles
	immidiate zeropage	CPY #oper CPY oper CPY oper	C0 C4	2 2	3
DEC	Decrement Mem	nory by One			
	M - 1 -> M			N Z C + + -	I D V
		assembler			cyles
	zeropage zeropage,X absolute	DEC oper DEC oper,X DEC oper DEC oper,X	C6 D6 CE	2 2 3	
DEX	Decrement Ind	lex X by One			
	x - 1 -> x			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
	implied	DEC	CA	1	2
DEY	Decrement Ind	lex Y by One			
	Y - 1 -> Y			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles

implied	DEC	88	1	2
---------	-----	----	---	---

EOR Exclusive-OR Memory with Accumulator

A EOR M \rightarrow A N Z C I D V + + - - - -

addressing assembler opc bytes cyles
-----immidiate EOR #oper 49 2 2
zeropage EOR oper 45 2 3
zeropage, X EOR oper, X 55 2 4
absolute EOR oper 4D 3 4
absolute, X EOR oper, X 5D 3 4*
(indirect, X) EOR (oper, X) 41 2 6
(indirect), Y EOR (oper), Y 51 2 5*

INC Increment Memory by One

addressing assembler opc bytes cyles

zeropage INC oper E6 2 5

zeropage,X INC oper,X F6 2 6

absolute INC oper EE 3 6

absolute,X INC oper,X FE 3 7

INX Increment Index X by One

X + 1 -> X N Z C I D V + + - - - -

INY Increment Index Y by One

Y + 1 -> Y N Z C I D V + + - - - -

addressing assembler opc bytes cyles -----implied INY C8 1 2

JMP Jump to New Location

addressing assembler opc bytes cyles

	absolute indirect	JMP oper JMP (oper)	4C 6C		3 5
SR	Jump to New L	ocation Savin	g Ret	urn Add	ress
	push (PC+2), (PC+1) -> PCL (PC+2) -> PCH			N Z C	I D V
	addressing	assembler	opc	bytes	cyles
		JSR oper	20	3	6
DΑ	Load Accumula	tor with Memo	ry		
	M -> A			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
	<pre>immidiate zeropage zeropage,X absolute absolute,X absolute,Y (indirect,X)</pre>	LDA #oper LDA oper,X LDA oper,X LDA oper,X LDA oper,Y LDA (oper,X) LDA (oper),Y			2 3 4 4 4* 4* 6 5*
X	Load Index X M -> X	with Memory		N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
	immidiate zeropage zeropage, Y absolute absolute, Y	LDX #oper LDX oper LDX oper,Y LDX oper LDX oper,Y	A2 A6 B6 AE BE	2 2 2 2 3 3	2 3 4 4 4
ΣΥ	Load Index Y	with Memory			
	М -> У			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
	immidiate zeropage zeropage,X absolute absolute,X	LDY #oper LDY oper LDY oper,X LDY oper LDY oper,X	A0 A4 B4 AC BC	2 2 2 2 3 3	2 3 4 4 4

LSR	Shift One Bit	Right (Memor	y or	Accumul	ator)
	0 -> [7654321	0] -> C			I D V
		assembler			cyles
	accumulator zeropage zeropage,X absolute	LSR A LSR oper LSR oper,X LSR oper	4A 46 56 4E	1 2 2 3	2 5 6 6 7
NOP	No Operation				
					I D V
		assembler			
		NOP			
ORA	OR Memory wit	h Accumulator			
	A OR M -> A				I D V
		assembler			
		assembler ORA #oper ORA oper, X ORA oper, X ORA oper, X ORA oper, Y ORA (oper, X) ORA (oper), Y			
РНА		ORA #oper ORA oper ORA oper, X ORA oper ORA oper, X ORA oper, Y ORA (oper, Y) ORA (oper, X)			
РНА	immidiate zeropage zeropage, X absolute, X absolute, Y (indirect, X) (indirect), Y	ORA #oper ORA oper ORA oper, X ORA oper ORA oper, X ORA oper, Y ORA (oper, Y) ORA (oper, X)		2 2 2 3 3 3 2 2	
РНА	immidiate zeropage zeropage, X absolute, X absolute, Y (indirect, X) (indirect), Y Push Accumula push A addressing	ORA #oper ORA oper, X ORA oper, X ORA oper, X ORA oper, Y ORA (oper, Y ORA (oper, X) ORA (oper), Y tor on Stack assembler	09 05 15 0D 1D 19 01 11	2 2 2 3 3 3 2 2 2	2 3 4 4 4* 4* 6 5*
рна	immidiate zeropage zeropage, X absolute, X absolute, Y (indirect, X) (indirect), Y Push Accumula push A addressing	ORA #oper ORA oper, X ORA oper, X ORA oper, X ORA oper, Y ORA (oper, Y ORA (oper, X) ORA (oper), Y tor on Stack assembler	09 05 15 0D 1D 19 01 11	2 2 2 3 3 3 2 2 2	2 3 4 4 4* 4* 6 5*
	immidiate zeropage zeropage, X absolute absolute, Y (indirect, X) (indirect), Y Push Accumula push A addressing	ORA #oper ORA oper, X ORA oper, X ORA oper, X ORA oper, Y ORA (oper, Y) ORA (oper, X) ORA (oper), Y tor on Stack assembler PHA	09 05 15 0D 1D 1D 11 11	2 2 2 3 3 3 2 2 2 N Z C	2 3 4 4 4* 4* 6 5*
	immidiate zeropage zeropage, X absolute, X absolute, Y (indirect, X) (indirect), Y Push Accumula push A addressing implied	ORA #oper ORA oper, X ORA oper, X ORA oper, X ORA oper, Y ORA (oper, Y) ORA (oper, X) ORA (oper), Y tor on Stack assembler PHA	09 05 15 0D 1D 1D 11 11	2 2 2 3 3 3 2 2 2 2 Dytes	2 3 4 4 4* 4* 6 5*

	implied			1	3
PLA	Pull Accumula	tor from Stac	:k		
	pull A				I D V
	addressing	assembler	opc	bytes	cyles
		PLA		1	4
PLP	Pull Processo	r Status from	Stac	k	
	pull SR			N Z C from	I D V stack
	addressing	assembler	opc	bytes	cyles
	implied			1	
ROL	Rotate One Bi	t Left (Memor	y or	Accumul	ator)
	C <- [7654321	0] <- C		N Z C + + +	I D V
	addressing	assembler			cyles
	accumulator zeropage zeropage,X absolute absolute,X	ROT, A	2.A	1	2 5 6 6 7
ROR	Rotate One Bi	t Right (Memo	ry or	Accumu	lator)
	C -> [7654321	0] -> C		N Z C + + +	I D V
	addressing				
	accumulator zeropage zeropage, X absolute absolute, X	ROR A	6 A	1	2 5 6 6 7
RTI	Return from I	nterrupt			
	pull SR, pull	PC		N Z C from	I D V stack
	addressing	assembler			

	implied	RTI	40	1	6
RTS	Return from Si	ubroutine			
	pull PC, PC+1	-> PC		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	implied	RTS	60	1	6
SBC	Subtract Memo:	ry from Accumi	ılato	r with E	Borrow
	A - M - C -> A	A		N Z C + + +	
	addressing	assembler	opc	bytes	cyles
	immidiate zeropage zeropage,X absolute absolute,X absolute,Y (indirect,X) (indirect),Y	SBC #oper SBC oper,X SBC oper SBC oper,X SBC oper,X SBC oper,Y SBC (oper,X) SBC (oper,Y		2 2 2 3 3 3 2 2	2 3 4 4 4* 4* 6 5*
SEC	Set Carry Flac	3			
	1 -> C			N Z C 1	
	addressing	assembler	opc		cyles
	implied	SEC	38	1	2
SED	Set Decimal F	lag			
	1 -> D			N Z C	I D V - 1 -
	addressing	assembler	opc	bytes	cyles
	implied	SED	F8	1	2
SEI	Set Interrupt	Disable Statu	ıs		
	1 -> I			N Z C	
	addressing	assembler	opc	bytes	cyles
	implied	SEI	78	1	2

STA	Store	Accumulator	in	Memory

	A -> M	NZCIDV					
	A / PI						
	addressing		opc	bytes	cyles		
	zeropage	STA oper	85		3		
	zeropage,X absolute	STA oper,x	95 8D		4 4		
	absolute,X	_			5		
	absolute, Y		99		5		
	(indirect, X)	STA (oper,X)	81	2			
	(indirect),Y	STA (oper),Y	91	2	6		
STX	Store Index X in Memory						
	X -> M		I D V				
	addressing		opc	bytes	cyles		
		STX oper	86		3		
	zeropage,Y						
	absolute	STX oper	8E	3	4		
STY	Sore Index Y in Memory						
	Y -> M			N Z C	IDV		
	addressing		opc	bytes	cyles		
	zeropage	STY oper	84	2	3		
	zeropage,X						
		STY oper	0.0		4		
	absolute	SII OPCI	8C	3			
TAX	absolute Transfer Accu						
TAX	Transfer Accu				T D V		
TAX				N Z C	I D V		
TAX	Transfer Accu	mulator to In	dex X	N Z C + + -			
TAX	Transfer Accu	mulator to In	dex X	N Z C + + -			
TAX	Transfer Accu A -> X addressingimplied	mulator to In assembler TAX	opc	N Z C + + - bytes 1	cyles		
	Transfer Accu A -> X addressingimplied	mulator to In assembler TAX	opc	N Z C + + - bytes 1	cyles		
	Transfer Accu A -> X addressingimplied Transfer Accu	mulator to In assembler TAX	opc	NZC++- bytes 1	cyles		
	Transfer Accu A -> X addressingimplied Transfer Accu	mulator to In assembler TAX mulator to In	opc AA dex Y	N Z C + + - bytes 1 1 N Z C + + -	 cyles 2		

TOV	Transfer	ピナコヘレ	Dointon	to Indov	v

 $SP \rightarrow X$ N Z C I D V

+ + - - - -

addressing assembler opc bytes cyles implied TSX BA 1 2

TXA Transfer Index X to Accumulator

 $X \rightarrow A$ N Z C I D V

+ + - - - -

addressing assembler opc bytes cyles _____ implied TXA 8A 1 2

TXS Transfer Index X to Stack Register

X -> SP N Z C I D V

+ + - - - -

addressing assembler opc bytes cyles _____ implied TXS 9A 1 2

TYA Transfer Index Y to Accumulator

N Z C I D V Y -> A + + - - - -

addressing assembler opc bytes cyles _____ implied TYA 98 1 2

- * add 1 to cycles if page boundary is crossed
- ** add 1 to cycles if branch occurs on same page add 2 to cycles if branch occurs to different page

Legend to Flags: + modified

- not modified

1 set

0 cleared M6 memory bit 6

M7 memory bit 7

Note on assembler syntax:

Most assemblers employ "OPC *oper" for forced zeropage addressing.

APENDIX B: The 65xx-Family:

Type	Features, Comments
6502 6502A 6502C 6502C 6503, 6505, 6506 6504 6507	NMOS, 16 bit address bus, 8 bit data bus accelerated version of 6502 accelerated version of 6502, CMOS 16 bit version, additional instructions and address modes 12 bit address bus [4 KiB] 13 bit address bus [8 KiB] 13 bit address bus [8 KiB], no interrupts
6509 6510 6511 65F11 7501	20 bit address bus [1 MiB] by bankswitching as 6502 with additional 6 bit I/O-port integrated micro controler with I/O-port, serial interface, and RAM (Rockwell) as 6511, integrated FORTH interpreter as 6502, HMOS
8500 8502 65816 (65C816) 65802 (65C802)	as 6510, CMOS as 6510 with switchable 2 MHz option, 7 bit I/O-port 16 bit registers and ALU, 24 bit address bus [16 MiB], up to 24 MHz (Western Design Center) as 65816, pin compatible to 6502, 64 KiB address bus, up to 16 MHz

Disclaimer:

Errors excepted. The information is provided for free and AS IS, therefore without any warranty; without even the implied warranty of merchantability or fitness for a particular purpose.

See also:

- >> <u>Virtual 6502</u> (6502/6510 emulator)
- >> 6502 Assembler >> 6502 Disassembler

Presented by <u>virtual 6502</u>, <u>e-tradion.net</u>.