```
----- Code -----
  ---- Orlando Reyes -----
     --- Cancion -----
     --- 22/10/2024 -----
----- Main Library -----
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
  ----- Pin/out ------
entity Cancion is
   port
       CLK : in std_logic;
       BuzzerOUT : out std_logic
end Cancion;
architecture juve3dstudio of Cancion is
   signal silencio, nxtSong, muxSil : std_logic;
   signal CountNotas : std_logic_vector (4 downto 0) := "000000";
    -- Maquinas --
   signal siguiente, actual : STD_LOGIC_VECTOR(17 downto 0) :=
"0000000000000000000";
   signal CountSeg,siguiente2, actual2 : STD_LOGIC_VECTOR(28 downto 0)
---- Musical Variables -----
   signal DoMicha :STD_LOGIC_VECTOR(14 downto 0) := "1000101001000000"; -
  17696
```

```
signal DomMicha :STD_LOGIC_VECTOR(14 downto 0) := "100000100111111";
 - 16703
    signal ReMicha :STD_LOGIC_VECTOR(14 downto 0) := "011110110010110"; -
    signal RemMicha :STD LOGIC VECTOR(14 downto 0) := "011101000100001";
    signal MiMicha: STD LOGIC VECTOR(14 downto 0) := "011011011011101"; -
 14045
   signal FaMicha :STD_LOGIC_VECTOR(14 downto 0) := "011001111001001"; -
    signal FamMicha :STD LOGIC VECTOR(14 downto 0) := "011000011100001";
-- 12513
   signal SolMicha :STD LOGIC VECTOR(14 downto 0) := "010111000100011";
-- 11811
   signal SolmMicha: STD LOGIC VECTOR(14 downto 0):= "010101110001100";
    signal LaMicha :STD_LOGIC_VECTOR(14 downto 0) := "010100100011010"; -
 10522
   signal LamMicha :STD_LOGIC_VECTOR(14 downto 0) := "010011011001100";
   signal SiMicha: STD LOGIC VECTOR(14 downto 0) := "010010010011110"; -
 9374
    signal mux : STD_LOGIC_VECTOR(14 downto 0) := "0000000000000000";
    signal Sil :STD LOGIC := '1';
begin
    -- asumiendo que son 0.20 segundos 0.1375 (.55/4) cancion y
0.06 (.55/8) silencio
    CountNotas <= CountNotas + '1' when CLK'event and CLK = '1' and
nxtSong = '1';
    --CountN being n the number of notes
    -- 1001101110001011000011 Tiempo total 0.20
    -- 100110111000101100001 nota .55/8
    ----- Maguina de estados 2 -----
    -- Memoria --
    CountSeg <= siguiente2 when CLK'event and CLK = '1';</pre>
    -- Logica de estado Siguiente2 --
    siguiente2 <= CountSeg + '1' when CountSeg <</pre>
"10011011100010110000110" else "0000000000000000000000000000000"; --Tiempo
total (1/16+1/32)
```

```
nxtSong <= '1' when CountSeg = "10011011100010110000110" else '0'; -</pre>
-0.8 segundos
   silencio <= '1' when CountSeg > "100110111000101100001" and muxSil =
'1' else '0' ; -- 1/32 segundos
   ----- Maquina de estados 1 -----
   mux <=
       DoMicha when CountNotas = "00000" else
       DoMicha when CountNotas = "00001" else
       ReMicha when CountNotas = "00010" else
       DoMicha when CountNotas = "00011" else
       LaMicha when CountNotas = "00100" else
       LaMicha when CountNotas = "00101" else
       SolMicha when CountNotas = "00110" else
       SolMicha when CountNotas = "00111" else
       DoMicha when CountNotas = "01000" else
       DoMicha when CountNotas = "01001" else
       ReMicha when CountNotas = "01010" else
       DoMicha when CountNotas = "01011" else
       SolMicha when CountNotas = "01100" else
       SolMicha when CountNotas = "01101" else
       FaMicha when CountNotas = "01110" else
       FaMicha when CountNotas = "01111" else
       DoMicha when CountNotas = "10000" else
       DoMicha when CountNotas = "10001" else
       ReMicha when CountNotas = "10010" else
       DoMicha when CountNotas = "10011" else
       FaMicha when CountNotas = "10100" else
       SolMicha when CountNotas = "10101" else
       MiMicha when CountNotas = "10110" else
       ReMicha when CountNotas = "10111" else
       DoMicha when CountNotas = "11000" else
       DoMicha when CountNotas = "11001" else
       DoMicha when CountNotas = "11010" else
SolMicha when CountNotas = "11011" else
       FaMicha when CountNotas = "11100" else
            "0000000000000000";
   muxSil <=</pre>
            '0' when CountNotas = "00111" else
            '0' when CountNotas = "01110" else
            '0' when CountNotas = "11001" else
           Sil;
   -- Memoria --
```

```
actual <= siguiente when CLK'event and CLK = '1';
    -- Logica de estado Siguiente --
    siguiente <= actual + '1' when actual < (mux & '0') and silencio =
'0' else "00000000000000000";
    -- Logica de Salida --
    BuzzerOUT <= '1' when actual < mux else '0';
end juve3dstudio;</pre>
```

```
----- Testbench -----
----- Orlando Reyes -----
----- Cancion -----
----- 29/10/2024 ------
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity tb is
end tb;
architecture sim of tb is
component Cancion
   port
       CLK : in std_logic;
       BuzzerOUT : out std_logic
    );
end component;
signal S Clk : std logic := '0';
signal S_BuzzerOUT : std_logic := '0';
begin
   uut: Cancion port map (S_Clk, S_BuzzerOUT);
   process
   begin
       S_Clk <= '0';
       wait for 10 ns;
       S Clk <= '1';
       wait for 10 ns;
   end process;
end sim;
```

IO\_LOC "BuzzerOUT" 29;

IO\_PORT "BuzzerOUT" PULL\_MODE=UP DRIVE=8 BANK\_VCCIO=1.8;

IO\_LOC "CLK" 47;

IO\_PORT "CLK" PULL\_MODE=UP BANK\_VCCIO=1.8;

