


```
----- Code -----
----- Orlando Contreras -----
----- Reyes Das -----
----- MAIN LIBRARY -----
library IEEE;
use IEEE.STD_LOGIC_1164.all;
----- SET OUTPUTS -----
entity Selector is
 port
   A, B, S : in std_logic;
   Z : out std_logic); -- C = Z1
end Selector;
architecture Behavioral of Selector is
begin
 Z \leftarrow (A \text{ and not } s) \text{ or } (B \text{ and } S);
end Behavioral;
```

```
------ Testbench Code ------
------ Orlando Contreras -----
------ Reyes Das -------
------- 12/04/2024 ------
------ MAIN LIBRARY ------
library IEEE;
use IEEE.STD_LOGIC_1164.all;
------ SET OUTPUTS -------
```

```
end testbench;
architecture MAIN of testbench is
component Selector
port (
  A, B, S : in std_logic;
   Z : out std_logic
 );
end component;
signal sA, sB, sS : in std_logic;
signal sZ: out std_logic;
begin
uut: Selector port map (sA, sB, sS, sZ);
process
begin
   sA <= '0';
   sB <= '0';
   sS <= '0';
   wait for 1 us;
    sA <= '0';
    sB <= '0';
   sS <= '1';
    wait for 1 us;
    sA <= '0';
    sB <= '1';
    sS <= '0';
    wait for 1 us;
    sA <= '0';
    sB <= '1';
    wait for 1 us;
    sA <= '1';
    sB <= '0';
    sS <= '0';
    wait for 1 us;
    sA <= '1';
    sB <= '0';
    sS <= '1';
    wait for 1 us;
    sA <= '1';
```

```
sB <= '1';
sS <= '0';
wait for 1 us;
sA <= '1';
sB <= '1';
sS <= '1';
wait for 1 us;

wait;
end process;</pre>
```



Α	В	S	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1