

```
| 🎤 🎤 👂 👂 🥕 📓 | 🗪 | 🔓 🖯 🗖 🗖 💆 🕍 🙌
    ----- Code -----
1
2
    ----- Orlando Reyes -----
    ----- Auf Das -----
3
    ----- 1 Flipflop -----
4
    ----- 13/08/2024 -----
5
    ----- Main Library -----
6
 7
   library IEEE;
    use IEEE.STD_LOGIC_1164.all;
8
    ----- Pin/out -----
9
L 0
    entity Flipflop is
        Port ( CLK : in STD_LOGIC;
L1
                D : in STD_LOGIC;
L2
                Q : out STD_LOGIC
L 3
               );
L 4
L 5
    end Flipflop;
L 6
L 7
    architecture juve3dstudio of Flipflop is
L 8
L 9
2.0
   begin
    Q <= D when CLK'event and CLK = '0';
2.1
22
23
    end juve3dstudio;
 1 NET "CLK"
               SLOC = P123 | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP;
  2 NET "D"
                       | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP;
               LOC = P119 | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP;
NET "CLK"
                 SLOC = P123 | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST
| PULLUP;
NET "D"
                      LOC = P124
                               | IOSTANDARD = LVCMOS33 | DRIVE = 8 |
SLEW = FAST | PULLUP;
NET "Q"
                      LOC = P119 | IOSTANDARD = LVCMOS33 | DRIVE = 8 |
SLEW = FAST | PULLUP;
```

```
------ Code -----
----- Orlando Reyes -----
----- Auf Das ------
------ 1 Flipflop ------
------ 13/08/2024 ------
------ Main Library ------
library IEEE;
use IEEE.STD_LOGIC_1164.all;
------ Pin/out ------
entity Flipflop is
Port ( CLK : in STD_LOGIC;
        D : in STD_LOGIC;
        Q : out STD_LOGIC
        );
end Flipflop;
```

architecture juve3dstudio of Flipflop is

begin

Q <= D when CLK'event and CLK = '0';
end juve3dstudio;</pre>

