```
----- Code -----
----- Orlando Reyes -----
----- 10/09/2024 ------
----- Main Library -----
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
------ Pin/out ------
entity Guzzer is
   port
       CLK, Enable : in std_logic;
       OUTPUT : out std_logic
        );
end Guzzer;
architecture juve3dstudio of Guzzer is
   signal BUZZER : STD_LOGIC;
    signal siguiente, actual : STD_LOGIC_VECTOR(17 downto 0) :=
"00000000000000000000";
begin
   -- Memoria --
    actual <= siguiente when CLK'event and CLK = '1';</pre>
    -- Logica de estado Siguiente --
    siguiente <= actual + '1' when actual <= "100111000011111111" else</pre>
"000000000000000000000";
   OUTPUT <= '0' when actual <= "010011100001111111" and Enable='0'
else '1';
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
ENTITY tb IS
END tb;
ARCHITECTURE behavior OF tb IS
   -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT Guzzer
    PORT(
         CLK : IN std_logic;
         Enable : IN std_logic;
        OUTPUT : OUT std_logic
        );
    END COMPONENT;
   --Inputs
   signal CLK : std_logic := '0';
   signal Enable : std_logic := '0';
   --Outputs
   signal OUTPUT : std_logic;
   -- Clock period definitions
   constant CLK_period : time := 10 ns;
BEGIN
   uut: Guzzer PORT MAP (
          CLK => CLK,
          Enable => Enable,
          OUTPUT => OUTPUT
        );
   -- Clock process definitions
   CLK_process :process
   begin
     CLK <= '0';
```

```
wait for CLK_period/2;
      CLK <= '1';
      wait for CLK_period/2;
   end process;
   -- Stimulus process
   stim_proc: process
   begin
      -- hold reset state for 100 ns.
      Enable <= '0';</pre>
      wait for 1600 us;
      Enable <= '1';</pre>
      wait for 800 us;
      Enable <= '0';</pre>
      -- insert stimulus here
      wait;
   end process;
END;
```



