



Von-Neumann (Princeton architecture)



Harvard architecture



1. Central Processing Unit (CPU):

- The CPU is the brain of the computer and executes instructions stored in memory.
- It consists of an Arithmetic Logic Unit (ALU) for mathematical and logical operations and a Control Unit (CU) for managing the execution of instructions.

2. Memory:

- Memory is used to store data and instructions that the CPU needs to process.
- There are two main types of memory:
 - **RAM (Random Access Memory):** Provides fast, temporary storage for data and program code.
 - **ROM (Read-Only Memory):** Contains permanent firmware or instructions that cannot be modified.

3. Input/Output (I/O) Devices:

- These include peripherals like keyboards, mice, monitors, printers, and network adapters.
- I/O devices allow users to input data and receive output from the computer.

4. Storage Devices:

- Hard drives (HDDs), solid-state drives (SSDs), and optical drives are used for long-term storage of data and programs.


 Regenerate



RISC vs CISC Processors/Controllers

RISC	CISC
Instruction takes one or two cycles	Instruction takes multiple cycles
Only load/store instructions are used to access memory	In additions to load and store instructions, memory access is possible with other instructions also
Instructions executed by hardware	Instructions executed by the micro program
Fixed format instruction	Variable format instructions
Few addressing modes	Many addressing modes
Few instructions	Complex instruction set
Most of the have multiple register banks	Single register bank
Highly pipelined	Less pipelined
Complexity is in the compiler	Complexity in the microprogram

* Architecture of 8086 *



Explanation

8086 CPU is divided into 2 Parts (Functional units).

① Bus Interface unit

② Execution unit

Dividing the work between these two units speeds up the processor.

① BIU : Fetches Address, Instructions from memory
 Reads data, writes data to memory
 handles all data transfers and address on bus for execution.

- BIU has direct link with memory so memory can be accessed either by Segment Registers, Instruction Pointer or Instruction Queue for fetching up the Instructions
- These Instructions are sent to control unit for execution. The control unit takes help of registers, ALU for execution

→ Instruction Queue:

Contains set of Instructions to be executed. It has 6 instructions in advance which are 2/3 and stored. Whenever a Instruction completes its execution the next Instruction is executed by control unit.

→ Segment Registers:

4 types with each 16 bit

CS — code segment
DS — Data segment
SS — stack segment
ES — extra segment


→ Instruction Pointer:

contains address of next instruction that is to be executed.

② Execution Unit (EU)

- Control Unit: executes Instructions. Main component of any processor.
- ALU: Mathematical and logical Operations are performed
- General Purpose Registers, Pointer & Index Register [write from Reg or mem]
- Operands: used with Instructions

Pin Diagram of 8086



Scanned by CamScanner

Power Supply: needs 5V DC supply at Pin-40.

Ground: 2 Pins (1 & 20)

clock signal: Pin-19 for providing timing signals to processor for operations (6-10 MHz)

Address/Data bus: AD0 - AD15 - carries 16 bit address.
 ↓
 AD0 - AD7 → carries low order byte data
 AD8 - AD15 → Higher order byte data.

Address / Status bus: (A16-A19)/(S3-S6)
 carries 4 bit address.

S7/BHE: Bus high enable - 34 Pin.
 Transfer of data using data bus.

Read: 32 Pin - signal for read operation.

write: 29 Pin - signal for write operation to memory or output or input devices, depends on M/IO.

MN/MX: Min/Max mode. Pin-23
 It indicates what mode the 8086 is operating
 when = 1 - Min mode
 0 - Max mode.

Ready: Pin-22
 acknowledgement signal from I/O devices that data is transferred.
 Ready = 1: Device is ready to transfer data
 = 0: Wait state.

Reset: causes processor to immediately terminate present activity and restart execution. (Pin-21)

INTR: Pin-18
Interrupt Request Signal.
 $INTR = 1 \rightarrow$ Interrupt Present
 $= 0 \rightarrow$ Interrupt absent

NMI: Pin-17
definitely should be served by microprocessor

INTA: Pin-24 (Interrupt Acknowledgement)
Signal given by microprocessor after acknowledgement given to interrupt

ALE (Address Latch enable) (Pin-25)
A positive pulse is generated indicates valid address on address/data lines.

DEN (Data Enable): Pin-26.
acts as transceiver

DT/R (Data Transmit / Receive) Pin-27
Gives Direction of Data flow
 $DT/R = 1 \rightarrow$ Data is Transmitted
 $= 0 \rightarrow$ Data is received.

M/IO: Pin-28

$M/IO = 1 \rightarrow$ Indicates IO Operation
 $0 \rightarrow$ Indicates memory Operation

HLDA: Pin-30
Holds the Acknowledgement of HOLD signal.

HOLD: Pin-31
Indicates external devices are requesting to access the address/data buses.



MPMC

K.Pavan, Associate Professor, Department of ECE


20 September 2023

- Minimum or maximum mode operations are decided by the pin MN/MX (Active low).
- When this pin is high 8086 operates in minimum mode otherwise it operates in Maximum mode.



Aditya Engineering College (A)

MINIMUM MODE OF 8086



DT/R	(Data Transmit/Receive) Output signal from the processor to control the direction of data flow through the data transceivers.
EN	(Data Enable) Output signal from the processor used as output enable for the transceivers.
ALE	(Address Latch Enable) Used to de-multiplex the address and data lines using external latches.
M/IO	Used to differentiate memory access and I/O access. For memory reference instructions, it is high. For IN and OUT instructions, it is low.
WR	Write control signal asserted low. Whenever processor writes data to memory or I/O port.
INTA	(Interrupt Acknowledge) When the interrupt request is accepted by the processor, the output is low on this line.
HOLD	Input signal to the processor from the bus masters as a request to grant the control of the bus. Usually used by the DMA controller to get the control of the bus.
HLDA	(Hold Acknowledge) Acknowledge signal by the processor to the bus master requesting the control of the bus through HOLD. The acknowledge is asserted high, when the processor accepts HOLD.

MPMC


K.Pavan, Associate Professor, Department of ECE

20 September 2023



Aditya Engineering College (A)

MAXIMUM MODE OF 8086



S_2	S_1	S_0	Indication
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O Port
0	1	0	Write I/O port
0	1	1	Halt
1	0	0	Code Access
1	0	1	Read Memory
1	1	0	Write Memory
1	1	1	Passive


MPMC

K.Pavan, Associate Professor, Department of ECE

20 September 2023



Aditya Engineering College (A)



- QS₀, QS₁** (Queue Status) The processor provides the status of queue in these lines.
- The queue status can be used by external device to track the internal status of the queue in 8086.
- The output on QS₀ and QS₁ can be interpreted as shown in the table.

QS ₀	QS ₁	Indication
0	0	No Operation
0	1	First Byte of opcode from the queue
1	0	Empty Queue
1	1	Subsequent Byte from the Queue

MPMC

K.Pavan, Associate Professor, Department of ECE


20 September 2023




Aditya Engineering College (A)

8086 QUEUE OPERATION

Block diagram



Read cycle : minimum



Min mode!



→ It is used for fixed → Base
point representation. Based
on memory and i/o

min mode performs read and
write operation. It is used
for single processor



→ MN should be connected to
BCC



PLE=1




1 → reading / writing

0 → string

Transceiver





Max mode - minimum
write cycle timing delay: direct memory access (DMA)



maximum mode :-

- \overline{MX} should be connected to ground (0V)
- maximum mode is used for operating co-processors.
- co-processors are connected to other processors by request and grant signals
- Based on the status of Request or grant signal, the synchronization is done
- memory read & write operations are done (as well as I/O)



SS — stack segment
ES — extra segment

→ Instruction Pointer:
contains address of next instruction that is to be executed.

② Execution Unit (EU)

- Control Unit: executes instructions
: main component of any processor.
- ALU: Mathematical and logical operations are performed
- General Purpose Registers, Pointer & Index Register [write from Reg. Org. 3]
- Operands: used with instructions

Scanned by CamScanner


Flag Register

A flag is a flip flop that indicates some condition after execution of instruction or controls certain operations of EU.

→ 16 bit Register

→ Total 9 flag Registers

- 6 Status flags
- 3 Control flags



① Carry flag (CF) → set to '1' when there is an overflow
'0' when no overflow

② Parity flag (PF) → set '1' when there are even number of ones
'0' when odd no of ones in result.

③ Auxiliary flag (AF) → set '1' when there is overflow for 4 bits low registers

④ Zero flag (ZF) → set to '1' when result is zero
'0' when non zero result.

⑤ Sign flag (SF) → set to '1' when result is negative
'0' for non negative

⑥ Trap flag (TF) → used for on chip debugging

⑦ Interrupt enable flag (IF) → set to '1' when interrupt came from external devices.

⑧ Direction flag (DF) → Process of data 0 → forward
1 → backward.

⑨ Overflow flag (OF) → set to 1 — signed overflow
0 — no overflow.

Scanned with CamScanner

With out using String Manipulation

ASSUME CS: CODE, DS: DATA, ES: EXTRA

DATA SEGMENT

DB 01, 02, 03, 04, 05, 06, 07, 08, 09, 10

COUNT EQU ~~DATA~~ 10

DATA ENDS

EXTRA SEGMENT

EXTRA ENDS

CODE SEGMENT

ORG 1000H

START: MOV AX, 2000H

MOV DS, AX

MOV AX, 5000H

MOV ES, AX

MOV SI, 0

MOV DI, 0

MOV CX, COUNT

LOOP1: MOV AL, [SI]

MOV [DI], AL

INC SI

INC DI

LOOP LOOP1

MOV AH, 4CH

INT 21H

CODE ENDS
END START

4

With using string manipulation

ASSUME CS: CODE, DS: DATA, ES: EXTRA

DATA SEGMENT

DB 10, 20, 30, 40, 50, 60, 70, 80, 90, 100

COUNT EQU ~~DATA~~ 10

DATA ENDS

EXTRA SEGMENT

EXTRA ENDS

CODE SEGMENT

ORG 1000H

START: MOV AX, 2000H

MOV DS, AX

MOV AX, 5000H

MOV ES, AX

MOV SI, 0

MOV DI, 0

MOV CX, COUNT

REPE MOVSB

MOV AH, 4CH

INT 21H

CODE ENDS
END START

Addressing Modes of 8086

Several ways of locating data or operand in the memory is called an addressing modes.

Flow of Instruction Execution

1. Sequential Instruction

→ It is further divided into 8 types

2. Control Transfer Instruction

→ It is of 4 types

Sequential Control flow Instructions

1. Immediate Addressing Mode

8. Relative Based

2. Direct Addressing Mode

Indexed Addressing Mode

3. Register Addressing Mode

4. Register Indirect Addressing Mode

5. Indexed Addressing Mode

6. Register Relative Addressing Mode

7. Based Indexed Addressing Mode

- 1) Immediate Addressing Mode.
With in the itself the direct data is available is
Called Immediate Addressing Mode.

Example

MOV AH, 1234H

Note

- The source and destination must be of same size.
- All registers except segment registers can be used in this mode

- 2) Direct Addressing Mode

In direct Addressing Mode, a 16 bit offset address [memory]

- ⑥ an Io address is directly specified in the instruction.

Example

1) MOV AX, [5000]

2) MOV [1234], AL

3) MOV CL, [3456]

4) MOV [8005], AX

5) INI 80H

Physical address =

$DS \uparrow 10H + 5000H$ etc.

- 3) Register Addressing Mode.

The data is available in Register

- In the Register Addressing Mode, the data is stored in registers

- All registers, except IP may be used.

Ex 1

MOV AX, BX

MOV CX, AX

MOV DS, AX

ADD AL, BL

- 4) Register Indirect Addressing Mode.

In this Addressing Mode, the offset address of data is in either BX ⑥ SI ⑥ DI register whereas the default addressing register either DS ⑥

ex

```
MOV AX, [BX]
MOV CX, [DI]
MOV AX, [SI]
```

5) Indexed Addressing Mode.

In this Addressing Mode, the offset address are stored in either in SI or DI and the default segment register is DS.

```
MOV AX, [SI]
MOV CX, [DI]
MOV [SI], BX
```

Physical address =
 $DS \times 10H + SI \text{ e.t.c.}$

6) Register ~~Ind~~ Relative Addressing Mode.

In this Addressing Mode, the data is available at an effective address which is formed by 8 bit or 16 bit displacement with the content of any one of the registers.

[offset register address] BX, BP, SI, DI

The default segment register is DS (or) ES

Example

```
MOV AX, 50H [BX]
MOV CX, 1234H [SI]
MOV 80H [DI], AX
```

Physical address =
 $DS \times 10H + 50 + BX \text{ e.t.c.}$

7) Base Indexed Addressing Mode.

In this Addressing Mode, the displacement address (8 bit or 16 bit) is stored in any one of the base registers BX (or) BP and the offset address is stored in SI (or) DI and the default segment registers are DS (or) ES

ex

```
MOV AX, [BX][SI]
MOV CX, [BP][DI]
MOV [BX][SI], AX
```

Physical Address =
 $DS \times 10H + BX + SI \text{ e.t.c.}$

8) Relative Based Indexed Addressing Mode.

```
MOV AX, 50H [BX][SI]
MOV CX, 1234H [BP][DI]
```


Addressing Modes for Control Transfer Instructions

- | | | | |
|----|-----------------------------|----------|------------------|
| 1) | not Intrasegment | Direct | Addressing Mode |
| 2) | Intrasegment | Indirect | Addressing Mode |
| 3) | Intrasegment | Direct | Addressing Mode |
| 4) | Intersegment | Indirect | Addressing Mode. |

→ $LOOPNZ / LOOPNE$ (loop if not zero flag) :- $ZP=0$

Assembler's directives of 8086

while converting the assembly language program into machine code (or) executable code, the assembler performs certain tasks such as the allocation of memory, assigning the logical names to the segment. For completing these type of task assembler required assembler directives

which helps the assembler to correctly understand the assembly language program.

1. ASSUME :- It is used to ^{inform} identify the assembly that which segment is used.

2. DB :- ^(Define Byte) It allocates the space for the 'array'
→ It reserves the byte @ bites of memory location in the available memory

N1 DB 01H, 02H, 03H, 04H

LIST DB "ADITYA"

RESULT DB -06H

3. DW :- ^(Define word)

N1 DW 1234H, 4567H, 045CH.

DATA DW, 05H

4. DD :- ^(Define quad word)

It allocates 4 word spaces

5. DT ^(Define Ten bytes)

It allocates Ten bytes space

6. ENDS :- ^(End of segment)

7. END ^(End of program)

8. ENDP ^(End of procedure) It indicates the end of procedure (sub programs).

9. EQU ^(Equal)

EQU will assign value to the variable.

10. ORG ^(Origin)

It tells & indicates the starting of the memory allotment for the particular segment.

SEGMENT:-

This assembler directive marks the starting of a logical segment

Starting Address is



A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	0	0	1	0	0	1	1	0	0	0	0	1	0	0	1	0	1	0
C				9				8				4				A			
Address lines / RAM add.																			
1	1	0	1	1	1	1	1	0	1	1	1	1	0	1	0	0	0	1	1
D				F				7				A				3			
Add lines / RAM Add.																			

Step 6: Address Range

EPROM - EC3A7H to FDC59H

RAM - C984AH to DF7A3H

Step 7: There will be 4 chip selects $\overline{CS}_1, \overline{CS}_2, \overline{CS}_3, \overline{CS}_4$



Even Address Memory Bank → 0-7

Odd Address Memory Bank → 8-15

Data bus 16-bit

EPROM - Read (\overline{OE})

RAM → Read & Write

⇒ To select odd PROM, \overline{BHE} should be given along with 'C' to inverter NAND Gate

Unit-3 3 question

Step 1: There are 2 ROM's & 2 RAM's

Step 2: Total Memory in ROM = $32K + 32K = 64K$

Total " " RAM = $32K + 32K = 64K$

Step 3: No. of Address lines

ROM $\Rightarrow N = 64K$

$$2^n = 2^6 \times 2^{10}$$

$$2^n = 2^{16}$$

$$\Rightarrow \boxed{n = 16}$$



RAM $\Rightarrow N = 64K$

$$2^n = 2^6 \times 2^{10}$$

$$2^n = 2^{16}$$

$$\Rightarrow \boxed{n = 16}$$

Step 4:



Step 5: Tabular form for ROM

				Starting Address															
A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	1	0	1	1	0	0	0	0	1	1	1	0	1	0	0	1	1	1
E				C				3				A				B7			
Address lines / ROM Add.																			

Ending Address / Effective Address

A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	1	1	1	0	1	1	1	1	0	0	0	1	0	1	1	0	0	1
F				D				C				5				9			
CS				Address lines / ROM Add.															

Starting Address is



A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	0	0	1	0	0	1	1	0	0	0	0	1	0	0	1	0	1	0
C				9				8				4				A			
Address lines / RAM add.																			
1	1	0	1	1	1	1	1	0	1	1	1	1	0	1	0	0	0	1	1
D				F				7				A				3			
Add lines / RAM Add.																			

Step 6: Address Range

EPROM - EC3A7H to FDC59H

RAM - C984AH to DF7A3H

Step 7: There will be 4 chip selects $\overline{CS}_1, \overline{CS}_2, \overline{CS}_3, \overline{CS}_4$



Even Address Memory Bank → 0-7

Odd Address Memory Bank → 8-15





Data bus 16-bit

EPROM - Read (\overline{OE})


RAM → Read & Write

⇒ To select odd PROM, \overline{BHE} should be given along with 'C' to inverter NAND Gate


- To Select EVEN PROM A_0 should be given along with \bar{C} to Inverter NAND Gate
- To select Odd RAM \bar{BHE} should be given along with \bar{C} to inverter NAND Gate
- To select Even RAM A_0 along with \bar{C} should be given to Inverter NAND Gate.



Main Diagram:



Semiconductor Memories.



Static RAM Dynamic RAM

→ Interfacing with 8086 / 8088

→ memories are stored in arrays (4Kx8)

4096 - each location has 8 bits

→ once control is given - all bits are selected by databus 16bit and address by address bus (12 lines)

→ In general N memory locations we require n address line.

$$2^n = N$$

$$n = \log_2 N$$

If P locations are only used then higher order (N-P) are used for decoding all.

→ memory address depends on hardware.
Ckt decoder (\overline{CS})

Procedure

Scanned by CamScanner

→ Arrange available memory chips 16 bit data bus
upper 8-bit bank - odd address bank
lower 8-bit bank - even address bank.

→ connect address lines of memory to micro processor, \overline{RD} & \overline{WR} also.

Problem

2 ROM chips $\left\{ \begin{array}{l} 16K \times 8 \\ 16K \times 8 \end{array} \right\} 32K$

2 RAM chips $\left\{ \begin{array}{l} 32K \times 8 \\ 32K \times 8 \end{array} \right\} 64K$

Scanned with CamScanner

→ Problem

2 ROM chips $\left\{ \begin{array}{l} 16K \times 8 \\ 16K \times 8 \end{array} \right\} 32K$

2 RAM chips $\left\{ \begin{array}{l} 32K \times 8 \\ 32K \times 8 \end{array} \right\} 64K$

① Determine NO of address lines by formula
RAM & ROM

$$ROM = 2^n = N$$

$$2^n = 32KB$$

$$\boxed{n=15} \text{ address lines}$$

$$RAM = 2^n = 64KB$$

$$\boxed{n=16} \text{ address lines}$$

② Prepare the address table with address location.

Scanned by CamSc

② Sort the address lines for address and remaining for chip select (\overline{CS}) signals.

ROM $\left\{ \begin{array}{l} A_0 - A_{14} - \text{address} \\ A_{15} - A_{19} - \overline{CS} \text{ signal} \end{array} \right.$


RAM $\left\{ \begin{array}{l} A_0 - A_{15} - \text{address} \\ A_{16} - A_{19} - \overline{CS} \text{ signal} \end{array} \right.$

③ Tabular form

EPROM					F8000H								
A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	...	A0
1	1	1	1	1	0	0	0	0	0	0	0	...	0
										start			
FFFFF													
1	1	1	1	1	1	1	1	1	1	1	1	...	1
										end.			
RAM													

Scanned with CamScanner

RAM





Scanned by CamScanner

④ write the Address Range

EPROM — F8000H — FFFFFH

RAM — 00000H — 0FFFFH

⑤ use NAND & Inverter NAND for CS SELECT signals as address is not full no. need decoder.



along with these \overline{BHE} & A0 use.

combination of ① \overline{BHE} & ② \overline{CS} ③ \overline{BHE} & ④ \overline{CS}

② A0 & ③ \overline{CS} ④ A0 & ⑤ \overline{CS}

① Draw odd address memory bank, even address: mem bank (0-7).

for EPROM & RAM — blocks.


& data lines — 16

⑤ write the Operations of memory of EPROM & RAM

⑥ Draw the chipselect signals of 4 blocks memory.


Scanned by CamScanner

Interfacing Diagram



Scanned with CamScanner

Interfacing Diagram



② $\overline{BHE} = 0, 1$ \rightarrow (odd ROM) selected, high DB selected

③ $\overline{A0} = 1$ \rightarrow (even ROM) selected, low DB selected

④ $\overline{A0} = 1$ \rightarrow (even RAM) selected - low DB selected

⑤ $\overline{BHE} = 0, 1$ \rightarrow (odd RAM) selected - high data bus selected

Scanned by CamScanner

① \rightarrow calculate \overline{C} values from before gates from table.


⑧ $\overline{BHE} \rightarrow$ odd ROM, odd RAM will be selected

⑨ $A0 \rightarrow$ even ROM, even RAM will be selected

\rightarrow when $\overline{BHE} - A0$ are 10 0 even and odd address in ROM - selected

$\overline{BHE} - A0$ are 0, 0 0 \rightarrow even and selected

Scanned with CamScanner



Scanned by CamScanner

⑧ \Rightarrow calculate $\overline{C_0}$ values from before gates from table.

⑧ $\overline{BHE} \rightarrow$ odd ROM, odd RAM will be selected

⑨ $A_0 \rightarrow$ even ROM, even RAM will be selected.

\rightarrow when, $\overline{BHE} - A_0$ are 1 0 0 even and odd address in ROM - selected

$A_2 \overline{BHE} - A_0$ are 0, 0 0 \rightarrow even and odd address in RAM - selected

\rightarrow Finally Draw the Diagram