

1. Central Processing Unit (CPU):

- * The CPU is the brain of the computer and executes instructions stored in memory.
- It consists of an Arithmetic Logic Unit (ALU) for mathematical and logical operations and a Control Unit (CU) for managing the execution of instructions.

2. Memory:

- Memory is used to store data and instructions that the CPU needs to process.
- There are two main types of memory:
 - RAM (Random Access Memory): Provides fast, temporary storage for data and program code.
 - ROM (Read-Only Memory): Contains permanent firmware or instructions that cannot be modified.

3. Input/Output (I/O) Devices:

- These include peripherals like keyboards, mice, monitors, printers, and network adapters.
- I/O devices allow users to input data and receive output from the computer.

Storage Devices:


 Hard drives (HDDs), solid-state drives (SSDs), and optical drives are used for long storage of data and programs.





RISC us CISC Processors/Controllers

RISC	cisc
Instruction takes one or two cycles	Instruction takes multiple cycles
Only load/store instructions are used to access memory	In additions to load and store instructions, memory access is possible with other instructions also
Instructions executed by hardware	Instructions executed by the micro program
Fixed format instruction	Variable format instructions
Few addressing modes	Many addressing modes
Few instructions	Complex instruction set
Most of the have multiple register banks	Single register bank
Highly pipelined	Less pipelined
Complexity is in the compiler	Complexity in the microprogram



Explanation.

8086 CPU us divided unto 2 Parts (Functional runits).

- 1 Bus Interface unit

Dividing the work between these two rivits speeds up the processor

Fetches Address , Instructions from memory reads data, writes data to memory handles all dato iteamsfews and address on bus for execution.

- >> BIV has direct climk with memory so memory can be accessed either by Segment Registers, Instruction Painter or Instruction Queue for efetching up the Instructions
- > These Instructions are sent to control unit for execution
 The control unit takes helps of registers, ALU for execution
- -> Instruction Queue:

Contains voet of Instructions to be executed It has 6 influentions in advance which = 2/3 whenever a Instruction completes its execution the next Instruction is executed by contral rivit.

Segment Registers:

4 types with each 16 bit

CS — code segment DS — Data segment

SS - stack segment

ES - extra segment

-> Instruction Painter:

contains address of next instruction that is to be executed.

- (2) Execution Writ (EU)
 - > contral writ: executes Instructions : main component of any Pracesso.
 - -> ALU: Mathematical and logical Operations are Reformed
 - -> General Purpose Registers, Painters & Index Register [write from Reg organiz]
 - -> Operands: used with Instructions

Pin Diagram of 8086 +

```
GND -
                         ADIS
    ADIY 2
    AD13 3
    AD12
                         AITISY
   ADII
                        N 18 35
   A DIG
                         A19/56
   PDA
                         CHE/ST
   AD8
                         HNINK
   AD7
             8086
                               (HOLD)
  AD6
                        ROLGTO
             CPU
  AD5
                                (HOLDA)
  ADY
                                (MR)
  AD3
                                (H/TO)
  AD2
                                (DTIE)
  AD1 -15
                   27
                                (DEN)
  A DO_16
                      - QSO
                               (ALE)
                       QSI
                                (INTA)
                       Test
                      - Rody
GND
                   21 Peset
```

Scanned by CamScanner

```
Covery Supply: 21665 5V DC Supply at Pm-40.
  clock signal = Pin-19 for providing timing signals to processor
 Address / Data bus: ADO - ADIS - carries 16 bit address.
                   ADO - AD7 -> carries I am oden byte data
                   AD8 - ADIS -> Higher order-byte data
Address / Statusbus: (A16-A19)/(83-S6)
                    carries 4 bit address.
 S7/BHE: Bushigh emable - 34Pin
           Transfer of data rising data bus.
         32 Pin - Signal for read Operation.
          29 Pin - Signal for write Operation to memory or outsite
Read ?
                   or Input devices. depends on M/IO
write ÷
          Min | Max mode Pin-33
          It Indicates what mode the 8086 is Operating
          when = 1 - Min mode
                 0 - Man mode .
         acknowledgement signal from I/O devices that data is
Kendy :
         Hamsperud
         Ready = 1 = Device is ready to Hampfu data
               = 0 = Wait state.
       causes processor to Immediately terminate Present adicity
       and restart execution · (Pin-21)
```

INTR = 1 -> Interrupt Present

INTR = 1 -> Interrupt absent

= 0 -> Interrupt absent

NMI: Pin 17 definitely should be usefued by Micao Piccesson

INTA: Pin-24 (Interrupt Acknowledgement)

Signal ejerem by microProcessor after advincent dgement
given. to Interrupt

ALE (Address Coatch emable) (Pin-25)

A pasitive pulse is generated imdicates Valid address on address data lines

DEN (Data Enable): Pin-26.
acts as +8ambreciever

OTIR (Data Tuansmit | Receive) Pin-27

Gives Direction of Data flow

OTIR = 1 > Data is Hansmitted

= 0 > Data is viewed

M/IO: Pin-28

M/FO=1 > Indicates To Operation


0 > Indicates memory operation


HLDA: Pin-30 Hald the Acknowledgement of Hold signal.

Andicales external devices are requesting to access the addres

28 - M/ IO Minimum or maximum mode operations are decided by the pin 27 - DT/R AD, 4-114. MN/MX(Active low). AD. ++ 15 26 -- DEN 25 → ALE AO: ++116 ➤When this pin is high 8086 operates in minimum mode otherwise it 24 - INTA 11115 min 52 operates in Maximum mode. DE TENT NTR --- 1.14 CLK-4 th TO ADY AN HOME THE THE CHILD --- 50: 20 September 2023 MPNO # Paraci, Associate Professor Department of ECE


Aditya Engineering College (A) MINIMUM MODE OF 8086 40 - Va GND ← AD, ←+ 2 39 ←→ AD,, (Data Transmit/ Receive) Output signal from the processor to control the direction of DT/R data flow through the data transceivers 38 - AD_/S AD, + 3 AD + 4 37 - AD. / S. DEN (Data Enable) Output signal from the processor used as out put enable for the transceivers 36 - AD., / S. AD. ← 5 (Address Latch Enable) Used to de-multiplex the address and data lines using external AD. + 6 35 - AD_/S, ALE latches 34 - BHE/S. AD, ←+ 7 Used to differentiate memory access and I/O access. For memory reference M/IO-33 ← MN/ MX AD, ←→ 8 instructions, it is high. For IN and OUT instructions, it is low. 32 → RD AD, ++ 9 Write control signal, asserted low Whenever processor writes data to memory or I/O. WR-8086 31 → HOLD AD, + 10 AD, ++ 11 30 - HLDA (Interrupt Acknowledge) When the interrupt request is accepted by the processor, the 29 → WR AD, ++ 12 INTA output is low on this line. 28 - M/10 AD, ++ 13 Input signal to the processor form the bus masters as a request to grant the control of HOLD AD, ←+ 14 27 → DT/R the bus. Usually used by the DMA controller to get the control of the bus. 26 - DEN AD, ←+ 15 (Hold Acknowledge) Acknowledge signal by the processor to the bus master HLDA 25 - ALE requesting the control of the bus through HOLD. AD, ++ 16 The acknowledge is asserted high, when the processor accepts HOLD. 24 - INTA NMI ← + 17 23 - TEST INTR -+ 18 CLK - 19 22 ← READY 21 ← RESET GND ← 20 20 September 2023 MPSKI K.Payani, Associate Philesocopapartment of ECE









Aditya Engineering College (A)



3 It is used for fixed point representation. Baced rea on memory and ilo min mode performs read and write operation that is used cor for single processor I MN Abullet be connected to BICC 0 /100 Mp 1 / DET 1 0 1 reading / kying Transeiver Scanned with CamScanner





SS - stack segment ES - extra segment

-> Instruction Painter:

contains address of rent instruction that is to be

executed.

2 Execution Writ (EU)

> contral right: executes Instructions:
: main component of any Pracesso.

-> ALU: Mathematical and logical Operations are Reformed

-> General Purpose Registers, Painters & Index Register [write from Reg organiz]

-> Operands used with Instructions

Scanned by CamScanner

Hog Register

A flog is a flip flop that sindicates Some condition after execution of instruction or contrals certain Operations of EU.

3 Contral flages

UUUUUF DF DF IF TF SF ZF U AF UPF U CF

O Carry flag → set to i when there is an orweflow o when no own flow

Derity flag(FF) > set i when there are even number of ones in result.

3 Auxilary flag (AF) > Set '1' when there is over flow for 4 bits low registers

g zeur flag (zF) → set to 'i' when viewelt is zeur.
'o' when non zero viewelt.

(5) Sign flog (SF) → set to i' when viesult its negative o' you non negative

(6) Tuap flag (TF) -> rused for on chip de bugging

1 Interrupt enable flag (IF) → set to'i when unferrupt came from external devices

2 Direction flag (DF) > Brocess of data 0 > forward.

3 overflow flag (OF) > Set to 1 - Signed overflow.

with out using string namupulation ASSUME CS: CODE, DS: DATA; ES! EXTRA. DATA SETIMENT DB 01,02,03,04,05,06,07,08,09,10 COUNT EQU BAH LO O State toi -DATA ENDS 40000 /1 1000 ? 1- 10 67 10 - 4 EXTRA SEGMENT EXTRA . ENDS. - MO / CODE SEGMENT. GRG 1000H. START : MOV AX, 8000 H MOU DS, AX MOV AX, SOOOH MOVES, AX MOV SI3, 0 o ,lavom MON CX, COUNT LOOP ! MOV AL, [ST] MOV [DI], AL.

2WT 21H CODE BNOS END START.

with using string manufulation

INC SI

INC DI

LOOP LOOPI

MOU AH, UCH.

ASSUME CS: CODE, DS: DATA, ES! EXTRA DATTA SEGMENT DB 10,20,30,40,50,60,70,80,90,100 COUNT EQU DAH! LO DATA ENDS EXTRA SEGMENT EXTRA ENOS. CODE SEGMENT DAG 1000H START; MOU AX, 2000h MOU DS, AX MOV Ax, 5000h MOU ES, AX MOV SI,0 HOV DT, O MON CX COUNT

HOU A H, YCH

HTG IMI. CODE & ENDS END START.

& Adrewing Modes of 8086

several ways of locating data or operand in the memby is called an adversing modes

Flow of Instruction Execution

1. Sequential Instruction

- It is further divided into 8 types

2. control Transfer Instruction

> It is of 4 types

Sequential control flow Instructions

1. Immediate Addrewing Mode

sy relative Based

2- Direct Addrewing Mode

Indexed Addressing Mode

3. Reguter Addrewing Mode

4. Register Indirect Addressing Mode

5. Indexed Addressing Mode

6. Register Relative Addressing Mode

7. Based Indexed Addressing Mode

14 Immediate Addrewing Mode. with in the itself the direct data is available is Called Immediate Addressing Mode crantle MOV AH, 1234H of the source and destination must be of same size All registers except segment registers can be used in this mode In direct Addressing Mode, a 16 bit offset address [memory] 24 Direct Addressing Mode (6) an Io adress is directly specified in the instruction. Example. Physical address = 14 MOV AK, [5000] DST 10H + 5000H cte 21 MOV [1234], AL 34 MOV CL, [3456] 44 MOV [8005], AX L GENERAL TARREST 54 IN Register Addrewing Mode. The data is available in Register of In the Register Addrewing Mode, the data is atted in negisters 7 All registus MOV Ax, BX MOV CX, AX MOV DS, AX ADD AL, BL Register Indirect Adversing Hode. In this Adversing mode, the offset advers of data in either BX BD SI B DI register whereas the default adversing register either OS (5)
Scanned with CamScanner

MOV AY, [BX] MOV CX , [DI] distribution by an area MOV AK. [SI] of Indexed Addressing Mode. In this Adversing Hode, the offset adven are and the default sigment stored in either in SI or DI register is DSproposal adven -MOV AY, [SI] Ds" loH+ SI e.t.c. MOV CX, [DI] MOV [SI], BX BY Register Jap Relative Adressing Mode. In this Adressing mode, the data is available at an affective advers which is formed by 8 bit of 16 bit displacement with the content of any one of the register (othet registadren) Bx, Bp, SI, DI The default segment register is DS (6) ES Ckample physical adven = MOV AX, SOH [BX] DS* 10H+ 50+Bx e.t.c. MOV (X, 1234H [S]) MOV 80H[DI], AX Base Indexed Adrewing mode. In this Adventing Mode, the displacement advers (18 bitt 16 bit is stored in any one of the base register Bx 60 BP and the offset advers is stored in SI (1) DI and the detault segment registers are DS & ES EM MOV AX, [BX][5] physical Addrew = WON CK, [BP][DI] DS 10H+BX+SI e. F.C. MON (BK][SI], AX Relative Based Indexed Adventing Mode. MON AX, SOH[BX][SI] MOV CX, 1234H (BP) (DI) Scanned with CamScanner

Adressing Modes for control Transfer Instructions ly that Intrasegment Direct Addressing Mode Addrewing Mode Indirect 24 Intrasegment Mode Addrewing Intrasegment Direct Addressing Mode. Indirect 44 Intersegment Scanned with CamScanner

7 LOOPNE/ LOOPNE (LOOP if not Eurotlag):- ZP=0 Assembler's directives of 8086 while converting the arrembly language grogram into mactine code (00) executerble code, The avembler performs Certain tasks such as the allocation of memory, assinging the logical names to the legment. For completing there task assembler required anembler directives

which helps the anembler to conrectly understand the exembly language program.


I ASSOME: It is used to identify the assembly that which segment is used. 2. DB: It allocates the space for the array I Thresomes the byte of bites of membry Location in the available memory NI DB OHOZH, O3H, O4H RESULT DB -06H 3. Dw - (Define word)

N1 Dw 1234H, 4569H, 045CH. word is aby DATA DW. DSH (conflicte dole quest) 4. DO'r (Define guad word) It allocated y world apares

To DT (Define Ten bytes)

It allocated By Ten bytes space 6- ANDS: - (find of segment) END (6nd of program) (tod of procedure) It indicates the End EMOP 2 of procedure (subprograms). on our Hampil salet (Equal)
- Equal)
- Equal)
- Equal)
- Equal) egu Assemblents directives of story TO, OBU. (digin) It tells so indicates the starting of the memory allotment for the particular segment Scanned with CamScanner

SEGMENT: This exembler directive marks the starting of a logical segment





Unit-3 3question Step1: There are 2 Rom's & 2 RAM's Step 2: Total Hemory in ROM = 32k + 32k = 64k Total 11 11 RAM = 32K+32K = 64K Step3 : No. of Address lines ROM =) N = 64 K | RAM =) N = 64 K 2" = 2" × 2" 2" = 2 x 2 127 = 216 2" = 216 -> n=16 => m=16 Step 4:


ROM AO-AIS Address

AIG-AIO S Step 5: Tubular form for ROM Starting Address A19 A18 A19 A16 A15 A14 A13 A12 A11 A10 A9 A8 A9 A6 A5 A4 A3 A2 A1 A0 111001001110000111 ALTIVEN lines/ROM Add. Ending Address (effective Address A19 A18 A17 A161 A16 A14 A15 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A6 011110001011001

lines / ROM Add








> memory address depends on hard ware. art decoder (ce)

Procedure


Scanned by CamScanner

Jewange available memory chips 16 bit dataus upper 8-bit bank - odd addressbank lower 8-bit bank - even addus bank. , connect address lines of memory to micro RD & WR also. > Paroblem

7 Paroblem. 16KX8. 732K
2 ROM Chips 16KX8 J32K
22KX8 764K.
Determine NO of address lines by Journala DAM & ROM
$ROM = 2^{N} = N$ $2^{N} = 32KB$
$a^{n} = 32kB$ address lines.
RAM = $2^n = 64kB$ [$n = 16$] address lines
[n=16] and with address
3 Pripare the address table with address
location.
Commod has Comes
Scanned by CamSo
11 A. 12 addiess and
11 A. 12 addiess and
2) sot the address dines for address and sumaining for chip select (c3) signals.
2) sot the address dines for address and sumaining for chip select (C3) signals. AO-AIH - address
2) soft the address dines for address and summing for chip select (c3) signals. ROM > AO-AIH - address AIS-AI9- c5 signal
2) 58t the address dimes for address and sumaining for chip select (C3) signals. ROM > AO-AIH - address AIS-AI9- C5 signal.
2) soft the address dimes for address and summing for chip select (\$\overline{cs}\$) signals. ROM A0-A14- address A15-A19- \$\overline{cs}\$ signal. RAM A0-A15- address A16A19- \$\overline{cs}\$ signal.
2) soft the address dimes for address and summing for chip select (\$\overline{cs}\$) signals. ROM A0-A14- address A15-A19- \$\overline{cs}\$ signal. RAM A0-A15- address A16A19- \$\overline{cs}\$ signal.
2) Sot the address dines for address and exemaining for chip select (C3) signals. ROM A0-A14- address RAM A0-A15- address RAM A0-A15- address RAM A0-A15- address RAM FROM F8000 H
2) soft the address dimes for address and summing for chip select (\$\overline{cs}\$) signals. ROM A0-A14- address A15-A19- \$\overline{cs}\$ signal. RAM A0-A15- address A16A19- \$\overline{cs}\$ signal.
2) Soft the address dimes for address and elemaining for chip select (C3) signals. ROM AO-AIH— address AIS-AI9— C6 signal RAM AO-AIS— address AI6—.AI9— C5 signal. 3) Jabular form EPROM F8000 H AI9 AI8 AI7 AIG AIS AI4 AI3 AI2 AII AID AG A8 AD 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0
2) Sot the address dines for address and exemaining for chip select (C3) signals. ROM A0-A14- address RAM A0-A15- address RAM A0-A15- address RAM A0-A15- address RAM FROM F8000 H
2) Soft the address dimes for address and elemaining for chip select (C3) signals. ROM AO-AIH— address AIS-AI9— C6 signal RAM AO-AIS— address AI6—.AI9— C5 signal. 3) Jabular form EPROM F8000 H AI9 AI8 AI7 AIG AIS AI4 AI3 AI2 AII AID AG A8 AD 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0




RAM ...



Scanned by CamScanner

- Des calculate Evalues from before gates from table.
- BHE -> odd ROM, odd RAM will be selected
 - RO -> cuen ROM, even RAM will be selected.
- => when, BRE Ao are 100 even and odd address in ROM - selected

A2 BHE - A0 are 0,00 -> cuen and



- Scanned by CamSca B > calculate (Cvalues from before gates from table.
- B) & BHE -> odd ROM, odd RAM will be selected
 - (g) RO -> cuen ROM, even RAM will be selected.
- > when, BHE Ao are 10 0 even and odd
 address in Rom selected

 A2 BHE Ao are 0,00 → cuen and
 odd address in RAM selected
- > Finally Draw the Diagram