

Semiconductor Design Infrastructure Handbook

A Beginner's Guide to the Complete RTL-to-Silicon Flow Using Cadence

Part I – Foundations and Environment Setup

Chapter 1 – Introduction to Semiconductor Design

1.1 What is a Semiconductor?

1.2 What is an Integrated Circuit?

1.3 ASICs vs FPGAs

1.4 Digital Design Abstraction Levels

- System Level
- RTL Level
- Gate Level
- Physical Level

1.5 The RTL-to-GDS Design Flow

1.6 Overview of the Cadence Toolchain

- Xcelium
- IMC
- Genus
- Conformal
- Innovus

1.7 The Counter Design Project

Chapter 2 – RHEL Installation and Setup

(Existing Chapter)

Chapter 3 – Post Installation Configuration

(Existing Chapter)

Chapter 4 – Installing and Configuring Cadence

4.1 Cadence Directory Structure

4.2 Environment Variables

4.3 C-Shell Configuration

4.4 License Configuration

4.5 Verifying Installation

4.6 Launching Cadence Tools

Part II – RTL Design Fundamentals

Chapter 5 – Introduction to Verilog

5.1 Why Hardware Description Languages Exist

5.2 Verilog Program Structure

5.3 Modules

5.4 Ports

5.5 Nets and Registers

5.6 Numbers and Constants

5.7 Operators

Laboratory Exercise

Half Adder

Chapter 6 – Combinational Logic Design

6.1 Continuous Assignments

6.2 Dataflow Modeling

6.3 Conditional Operators

6.4 Multiplexers

6.5 Full Adder Design

Laboratory Exercise

4-Bit Ripple Carry Adder

Chapter 7 – Sequential Logic Design

7.1 Why Memory is Required

7.2 Clock Signals

7.3 D Flip-Flops

7.4 Registers

7.5 Counters

Laboratory Exercise

4-Bit Synchronous Counter

Part III – Verification

Chapter 8 – Verilog Testbenches

8.1 What is Verification?

8.2 Testbench Architecture

8.3 Initial Blocks

8.4 Always Blocks

8.5 Clock Generation

8.6 Stimulus Generation

8.7 Self-Checking Testbenches

Laboratory Exercise

Counter Testbench

Chapter 9 – Simulation and Waveform Analysis

9.1 Compilation

9.2 Elaboration

9.3 Simulation

9.4 Understanding Waveforms

9.5 Common RTL Bugs

9.6 Debugging Methodology

Laboratory Exercise

Counter Waveform Analysis

Chapter 10 – Coverage Analysis using IMC

10.1 Why Simulation Alone is Not Enough

10.2 Code Coverage

10.3 Branch Coverage

10.4 Toggle Coverage

10.5 Functional Coverage

10.6 Using IMC

10.7 Coverage Reports

10.8 Coverage Closure

Laboratory Exercise

Counter Coverage Analysis

Part IV – Logic Synthesis

Chapter 11 – Introduction to Synthesis

11.1 RTL vs Hardware

11.2 Standard Cell Libraries

11.3 Liberty Files

11.4 Timing Constraints

11.5 The Synthesis Flow

11.6 Reading Reports

Chapter 12 – Logic Synthesis using Genus

12.1 Preparing RTL

12.2 Writing Constraints

12.3 Running Genus

12.4 Generated Outputs

- Netlist
- Timing Reports
- Area Reports
- Power Reports

Laboratory Exercise

Synthesizing the Counter

Chapter 13 – Timing Analysis

13.1 Propagation Delay

13.2 Setup Time

13.3 Hold Time

13.4 Clock Frequency

13.5 Critical Paths

13.6 Slack

Laboratory Exercise

Counter Timing Analysis

Chapter 14 – Logical Equivalence Checking

14.1 Why Equivalence Checking Matters

14.2 Golden vs Revised Designs

14.3 Conformal Workflow

Laboratory Exercise

Verifying Counter Equivalence

Part V – Physical Design

Chapter 15 – Introduction to Physical Design

15.1 What Happens After Synthesis?

15.2 Netlists and Standard Cells

15.3 Die, Core and IO Regions

15.4 Physical Design Flow Overview

Chapter 16 – Floorplanning

16.1 Defining the Core Area

16.2 IO Placement

16.3 Macro Placement

16.4 Utilization

Laboratory Exercise

Counter Floorplan

Chapter 17 – Power Planning

17.1 Why Chips Need Power Networks

17.2 Power Rings

17.3 Power Stripes

17.4 IR Drop Concepts

17.5 Ground Networks

Laboratory Exercise

Counter Power Plan

Chapter 18 – Placement

18.1 Standard Cell Placement

18.2 Congestion

18.3 Density Optimization

Laboratory Exercise

Counter Placement

Chapter 19 – Clock Tree Synthesis

19.1 Clock Distribution

19.2 Clock Buffers

19.3 Clock Skew

19.4 Clock Latency

Laboratory Exercise

Counter CTS

Chapter 20 – Routing

20.1 Global Routing

20.2 Detailed Routing

20.3 Routing Resources

20.4 Signal Integrity

Laboratory Exercise

Counter Routing

Chapter 21 – Physical Verification

21.1 Design Rule Checking (DRC)

21.2 Layout Versus Schematic (LVS)

21.3 Common Physical Violations

Laboratory Exercise

Counter Verification

Part VI – Tapeout and Beyond

Chapter 22 – GDSII Generation

22.1 What is GDSII?

22.2 Manufacturing Data

22.3 Tapeout Process

Chapter 23 – From Silicon to PCB

23.1 Packaging

23.2 Pin Assignment

23.3 Chip Integration

23.4 PCB Design Workflow

23.5 Why PCB Design is Different from ASIC Design

Chapter 24 – Complete Design Flow Review

24.1 Revisiting the Counter

24.2 RTL → Simulation → Coverage

24.3 Synthesis → Timing → Verification

24.4 Floorplanning → CTS → Routing

24.5 Tapeout

Final Flow Summary

Verilog → Simulation → IMC → Genus → Conformal → Innovus → GDSII