The new I/Q block inside the full architecture

One shared multiply-accumulate datapath schedules the four interpolation phases before the existing real-sample core.



Representation rate is not processing throughput

At a 250 ksample/s complex input rate, the equivalent real stream is 1 Msample/s and centered at 250 kHz. The sequential converter takes multiple fabric clocks for each sample and can stall.

Signal input · DSP / control · Signal outputs · Host / HPS · Storage / platform · solid: data · dashed: control

SOURCE BINDINGS: R01, R02, R03, R04, C07 | Reviewed source structure, not new execution or timing measurements.