Platform and verification boundaries

The combined architecture is documented at system level. Evidence remains attached to the profile and source that produced it.



What this atlas establishes

These are source-derived architecture views with reproducible figures and written descriptions. Drawing the complete system does not rerun synthesis, program hardware or extend an existing proof beyond its checked modules.

Signal input · DSP / control · Signal outputs · Host / HPS · Storage / platform · solid: data · dashed: control

SOURCE BINDINGS: R06, A01, R04, V01, V02 | Reviewed source structure, not new execution or timing measurements.