Measured startup excerpt from the full-length RTL run



Actual VCD buses; signal indices are presented indices, not cumulative handshake counts. Simulation clock: 10 ns; board CLOCK_50: 20 ns.