



Resident-input finite-record comparison

■ HPS CPU0: 30 wall-time observations; median and IQR

◆ Historical FPGA: one admitted fabric-cycle result



All 1,536 outputs included. FPGA clock is nominal 50 MHz. Timing boundaries differ as described in the report.