Host register interface and ownership

Identity, idle configuration, raw input, output queues and completion counters occupy defined MMIO registers.



Design contract

All shown addresses are byte offsets. The host admits the loaded profile before interpreting its source-specific register fields.

Signal input · DSP / control · Signal outputs · Control / host · Storage / platform · solid: data · dashed: control