
Actual RTL simulation: output held during consumer backpressure
FSM state
HOLD
MAKE
MAC
LOAD
Output valid
1
0
Consumer ready
1
0
Signed data
1000
0
−1000
Accepted count
2
0
Last sample
1
0
9.0
9.2
9.4
9.6
9.8
10.0
10.2
10.4
Simulation time (microseconds)