NATIONAL YANG MING CHIAO TUNG UNIVERSITY INTERNATIONAL COLLEGE OF SEMICONDUCTOR TECHNOLOGY



NGUYEN TIEN DAT 313593001

EXERCISE 2

Report of Memory Circuits and System

INTENSE Program

(Master Degree)

Hsinchu - 2025

Contents

List of Figures	ii
List of Tables	iii
1 Circuit architecture	1
2 Wordline Capacitances	7
Refferences	9

List of Figures

1.1	3to8 decoder block	1
1.2	6to64 decoder block	2
1.3	"6to64 decoder block" from 9 "3to8 block"	3
1.4	Synthesize complete	4
1.5	6to64 decoder Hspice code	5
1.6	Hspice Testbed with input buffer, loading capacitance	6
2.1	6to64 decoder block waveform run at 1GHz	8
2.2	Average power consumtion and delay in Critical path	8

List of Tables

Chapter 1 Circuit architecture

A decoder is essential for selecting a specific word line for reading or writing operations. It accomplishes this by reading and decoding the row address, thereby determining the appropriate row to target. This functionality significantly reduces the need for multiple select signals. For instance, in a system with 64 word lines, instead of requiring a 64-bit signal for row selection, a mere 6-bit signal suffices to accurately identify the target row. To decode from 6bit to 64bit, i use 9 block of 3to8 decoder, the architecture shownd below. I use Verilog language to write 3to8 decoder and 6to64 decoder.

Figure 1.1: 3to8 decoder block.

```
include "../01_RTL/decoder_3to8.v"
module decoder_6to64(
input clk,
input rst_n,
input [5:0] in_addr,
output [63:0] wordline
);
    reg [5:0] addr;
    always @(posedge clk or negedge rst_n) begin if (!rst_n) addr <= 6'd0;
        else
            addr <= in addr;
    end
   //Split addresses into 2 parts
wire [2:0] msb, lsb;
assign msb = addr[5:3];
assign lsb = addr[2:0];
   //Create a group of 8 LSB decoders
wire [63:0] wl_temp;
    genvar i;
    generate
for (i = 0; i < 8; i = i + 1) begin: lsb_decoder_group
wire [7:0] lsb_out;</pre>
    decoder_3to8 lsb_decoder(
    .a(lsb),
    .word(lsb_out)
    //Combine MSB decoders to 8 LSB decoders (active low) assign wl_temp[i * 8 +: 8] = (msb_en[i] == 1'b0) ? lsb_out : 8'bllllllll;
          end
    endgenerate
    //Assign the final output assign wordline = wl_temp;
endmodule
```

Figure 1.2: 6to64 decoder block.




Figure 1.3: "6to64 decoder block" from 9 "3to8 block".

```
Startpoint: clk (input port)
Endpoint: wordline[1]
(output port)
Path Group: default
Path Type: max
Point
                                                                       Incr
                                                                                          Path
input external delay
                                                                       0.00
                                                                                          0.00 r
Input external delay clk (in)
U90/Y (INVX4_ASAP7_75t_SRAM)
U187/Y (NOR2xp33_ASAP7_75t_SRAM)
U190/Y (NAND3xp33_ASAP7_75t_SRAM)
U163/Y (NOR2xp67_ASAP7_75t_SRAM)
wordline[1] (out)
data arrival time
                                                                      0.00
1.53
                                                                                         0.00 r
1.53 f
                                                                     22.81
                                                                                        24.34 r
                                                                     62.05
                                                                                        86.39 f
                                                                    117.04
                                                                                       203.43 r
                                                                                       203.43 r
203.43
                                                                       0.00
max_delay
output external delay
                                                                                       400.00
400.00
                                                                    400.00
                                                                       0.00
data required time
                                                                                       400.00
data required time
                                                                                       400.00
data arrival time
                                                                                      -203.43
slack (MET)
                                                                                       196.57
```

Figure 1.4: Synthesize complete.

```
SUBCKT decoder_6to64 VDD VSS clk
+ in_addr[5] in_addr[4] in addr[3] in_addr[2] in_addr[1] in_addr[0]
+ wordline[63] wordline[62] wordline[61] wordline[60] wordline[59] wordline
+ wordline[57] wordline[50] wordline[55] wordline[44] wordline[53] wordline
+ wordline[51] wordline[50] wordline[43] wordline[42] wordline[47] wordline
+ wordline[45] wordline[44] wordline[43] wordline[42] wordline[41] wordline
+ wordline[33] wordline[32] wordline[31] wordline[36] wordline[35] wordline
+ wordline[27] wordline[26] wordline[25] wordline[20] wordline[29] wordline
+ wordline[27] wordline[20] wordline[13] wordline[18] wordline[27] wordline
+ wordline[15] wordline[20] wordline[13] wordline[12] wordline[17] wordline
+ wordline[15] wordline[14] wordline[13] wordline[12] wordline[17] wordline
+ wordline[9] wordline[8] wordline[7] wordline[6] wordline[5] wordline[4]
+ wordline[3] wordline[2] wordline[1] wordline[6]

XU90 clk VDD VSS n46 INVX4 ASAP7 75t_SL

XU91 in_addr[0] VDD VSS n24 INVX5_ASAP7_75t_SL

XU92 in_addr[3] VDD VSS n25 INVX5_ASAP7_75t_SL

XU93 in_addr[4] VDD VSS n26 INVX5_ASAP7_75t_SL

XU94 in_addr[5] VDD VSS n27 INVX5_ASAP7_75t_SL

XU95 in_addr[1] VDD VSS n28 INVX5_ASAP7_75t_SL

XU96 in_addr[1] VDD VSS n29 INVX5_ASAP7_75t_SL

XU99 in_addr[1] VDD VSS n30 INVX5_ASAP7_75t_SL

XU99 in_addr[1] VDD VSS n30 INVX5_ASAP7_75t_SL

XU99 in_addr[1] VDD VSS n31 INVX5_ASAP7_75t_SL

XU99 in_addr[1] VDD VSS n31 INVX5_ASAP7_75t_SL

XU100 in_addr[0] VDD VSS n31 INVX5_ASAP7_75t_SL

XU101 in_addr[1] VDD VSS n31 INVX5_ASAP7_75t_SL

XU102 in_addr[1] VDD VSS n31 INVX5_ASAP7_75t_SL

XU103 in_addr[1] VDD VSS n34 INVX5_ASAP7_75t_SL

XU104 in_addr[1] VDD VSS wordline[5] NOR2xp67_ASAP7_75t_SL

XU105 n61 n43 VDD VSS wordline[5] NOR2xp67_ASAP7_75t_SL

XU106 n61 n45 VDD VSS wordline[5] NOR2xp67_ASAP7_75t_SL

XU107 n61 n44 VDD VSS wordline[5] NOR2xp67_ASAP7_75t_SL

XU108 n61 n45 VDD VSS wordline[5] NOR2xp67_ASAP7_75t_SL

XU109 n42 n55 VDD VSS wordline[13] NOR2xp67_ASAP7_75t_SL

XU111 n42 n52 VDD VSS wordline[13] NOR2xp67_ASAP7_75t_SL

XU111 n42 n52 V
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     wordline[58]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              wordline[52]
wordline[46]
wordline[40]
wordline[34]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                wordline[28]
wordline[22]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  wordline[
                                                                                                                                                                                                                                                                                                                          IS n29 INVX5_ASAP7_75t_SL
IS n30 INVX5_ASAP7_75t_SL
IS n30 INVX5_ASAP7_75t_SL
IS n31 INVX5_ASAP7_75t_SL
IS n32 INVX5_ASAP7_75t_SL
ISS n32 INVX5_ASAP7_75t_SL
ISS n33 INVX5_ASAP7_75t_SL
ISS n34 INVX5_ASAP7_75t_SL
ISS n49 INVX5_ASAP7_75t_SL
ISS n49 INVX5_ASAP7_75t_SL
ISS n40 INVX5_ASAP7_75t_SL
INVORDINE[3] NOR2xp67_ASAP7_75t_SL
                                                                                                                                                                                                                                                                                                                               wordline[39]
wordline[31]
wordline[31]
wordline[31]
wordline[30]
wordline[46]
wordline[46]
wordline[62]
wordline[62]
wordline[22]
wordline[20]
wordline[20]
wordline[28]
wordline[52]
wordline[52]
wordline[53]
wordline[53]
           XU113 n42 n57
XU114 n61 n42
XU115 n43 n57
XU116 n43 n53
XU117 n43 n55
XU118 n43 n52
XU119 n43 n54
XU120 n43 n56
XU121 n44 n53
                                                                                                                                                                                                            VDD VSS
                                                                                                                                                                                                            VDD
                                                                                                                                                                                                                                                                   VSS
                                                                                                                                                                                                          VDD VSS
VDD VSS
VDD VSS
                                                                                                                                                                                                          VDD
                                                                                                                                                                                                                                                                   VSS
                                                                                                                                                                                                          VDD
                                                                                                                                                                                                                                                                   VSS
                XU121 n44 n53
XU122 n44 n52
                                                                                                                                                                                                            VDD
                                                                                                                                                                                                                                                                   VSS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        NOR2xp67_ASAP7
NOR2xp67_ASAP7
                                                                                                                                                                                                            VDD
                                                                                                                                                                                                                                                                   VSS
              XU123 n44 n57
XU124 n44 n51
XU125 n44 n55
                                                                                                                                                                                                            VDD VSS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 NOR2xp67_ASAP7_75t_SL
NOR2xp67_ASAP7_75t_SL
NOR2xp67_ASAP7_75t_SL
NOR2xp67_ASAP7_75t_SL
NOR2xp67_ASAP7_75t_SL
                                                                                                                                                                                                                                                                 VSS
                                                                                                                                                                                                          VDD
VDD
                                                                                                                                                                                                                                                              VSS
           XU126 n45 n51
XU127 n44 n54
XU128 n44 n56
                                                                                                                                                                                                                                                                                                                                   wordline[60]
wordline[36]
                                                                                                                                                                                                                                                                   VSS
                                                                                                                                                                                                          VDD
                                                                                                                                                                                                          VDD
```

Figure 1.5: 6to64 decoder Hspice code.

```
* Input buffer array
X buf_arr
+ VDD GND
+ PATN[5] PATN[4] PATN[3] PATN[2] PATN[1] PATN[0]
+ X[5] X[4] X[3] X[2] X[1] X[0]
+ buffer_arr

* Decoder 6to64
* __decoder VDD GND clk
+ PATN[5] PATN[4] PATN[3] PATN[2] PATN[1] PATN[0]
+ wl[63] wl[62] wl[61] wl[60] wl[59] wl[58] wl[57] wl[56]
+ wl[55] wl[54] wl[53] wl[52] wl[51] wl[50] wl[49] wl[48]
+ wl[47] wl[46] wl[45] wl[44] wl[43] wl[42] wl[41] wl[40]
+ wl[39] wl[38] wl[37] wl[36] wl[35] wl[34] wl[33] wl[32]
+ wl[31] wl[30] wl[29] wl[28] wl[27] wl[26] wl[25] wl[24]
+ wl[23] wl[22] wl[21] wl[20] wl[19] wl[18] wl[17] wl[16]
+ wl[15] wl[14] wl[13] wl[12] wl[11] wl[10] wl[9] wl[8]
+ wl[7] wl[6] wl[5] wl[4] wl[3] wl[2] wl[1] wl[0]
+ decoder_6to64

* Output Loading Cap
C load0 wl[0] GND 12fF
C load2 wl[2] GND 12fF
C load3 wl[3] GND 12fF
C load5 wl[5] GND 12fF
C load6 wl[6] GND 12fF
C load6 wl[6] GND 12fF
C load7 wl[7] GND 12fF
C load7 wl[7] GND 12fF
C load8 wl[8] GND 12fF
```

Figure 1.6: Hspice Testbed with input buffer, loading capacitance.

Chapter 2 Wordline Capacitances

We have an equation of wordline capacitance:

$$C_{WL} = 2C_g + C_{wireload} (2.1)$$

FINFET parameters (From 7nn model and the paper [1][2]):

- $H_{fin} = 18$ nm
- $W_{fin} = 6.5$ nm
- $t_{ox} = 1.15$ nm
- $C_{gs} = C_{gd} = 1.54 \times 10^{-10} \text{ F/m}$
- $L_{eff} = 2.10^{-8} \text{ m}$
- $\varepsilon_o = 8.85418 \times 10^{-12} \text{ F/m}$
- $\varepsilon_r = 3.9$
- $C_{wireload} = 0.18 fF/\mu m$

Calculate required parameters:

$$W_{eff} = (2 \times H_{fin} + W_{fin}) \times N_{fin} = 8.5 \times 10^{-8} m$$
 (2.2)

$$C_{ox} = \frac{\varepsilon_o \times \varepsilon_r}{t_{ox}} = 0.03 F/m^2 \tag{2.3}$$

$$C_o = C_{ox} \times W_{eff} \times L_{eff} = 0.05 fF \tag{2.4}$$

$$\longrightarrow C_g = C_o + C_{gso} \times W_{eff} = 0.07 fF \tag{2.5}$$

1 pass transistor has $C_g = 0.07 fF \rightarrow 64$ SRAM cells have $\sum C_g = 8.96 fF$.

Following SRAM 7nm guidance [3], 1:2:2 layout have fin pitch = 0.027 μ m. \rightarrow Wordline's length of 1 cell = $0.027 \times 10 = 0.27 \mu$ m. \rightarrow Wordline's length of 1 row = $0.27 \times 64 = 17.28 \mu$ m.

 \longrightarrow Wireload of 1 row = $C_{wireload} = 0.18 \times 17.28 \approx 3 fF$




Figure 2.1: 6to64 decoder block waveform run at 1GHz.

As Figure 1.4, the critical path start from clk to WL[1], so I use the .MEAS command to measure the delay from PATN[0] rise to WL[1] rise.

```
.TITLE '.title ex2
p_avg = 2.148e-05
delay = 4.850e-10
temper = 25.0000
alter# = 1
```

Figure 2.2: Average power consumtion and delay in Critical path.

Refferences

- [1] Lazzaz Abdelaziz, Bousbahi Khaled, and Ghamnia Mustapha. "Parameters optimization to minimize the power dissipation of FiNFET 7 nm". In: 2024 16th International Conference on Electronics, Computers and Artificial Intelligence (ECAI). IEEE. 2024, pp. 1–4.
- [2] Serkan Kincal, Mathew C Abraham, and Klaus Schuegraf. "*RC* performance evaluation of interconnect architecture options beyond the 10-nm logic node". In: *IEEE Transactions on Electron Devices* 61.6 (2014), pp. 1914–1919.
- [3] Lawrence T Clark et al. "ASAP7: A 7-nm finFET predictive process design kit". In: *Microelectronics Journal* 53 (2016), pp. 105–115.