



NUST
NATIONAL UNIVERSITY OF
SCIENCES & TECHNOLOGY



School of Interdisciplinary Engineering and Sciences

In Collaboration with

NUST Chip Design Centre (NCDC)

From Logic Gates to Linux

Implementation of a RISC-V System-on-Chip on FPGA

End Semester Project Report

Bachelor of Science in Bioinformatics

Submitted by:

Asim Ahmed

Shawaiz Zafar

Abdullah Mustafa

Supervised by:

Tanvir Ahmed

December 2025

Islamabad, Pakistan

Abstract

This project demonstrates the complete implementation of a Linux-capable computer system built from scratch using Field Programmable Gate Array (FPGA) technology. We designed and synthesized a RISC-V processor core, integrated it into a System-on-Chip (SoC) architecture, and successfully booted the Linux operating system on the custom hardware.

The project uses the open-source RISC-V instruction set architecture, specifically the RV32IMA variant, which includes integer, multiplication, and atomic operations required for Linux. The VexRiscv soft-core processor was configured with a Memory Management Unit (MMU), instruction and data caches, and supervisor mode support.

The SoC was implemented on a Digilent Nexys A7-100T development board featuring a Xilinx Artix-7 FPGA. The system includes 128 MB of DDR2 RAM, SD card storage, and UART serial communication. The LiteX framework was used for SoC integration, while Buildroot provided the Linux kernel, OpenSBI firmware, and BusyBox userland.

The final system boots Linux 6.9.0 in approximately 11 seconds and provides a fully functional Unix environment. Users can execute shell commands, run compiled C programs, and interact with the system through a serial console.

This project demonstrates that undergraduate students can design and implement complete computer systems using open-source tools. The work provides a foundation for custom hardware accelerators, domain-specific processors, and hardware security research.

Keywords: FPGA, RISC-V, Linux, System-on-Chip, VexRiscv, LiteX, Embedded Systems, Computer Architecture

Acknowledgements

We express our sincere gratitude to our supervisor Tanvir Ahmed for his invaluable guidance, mentorship, and support throughout this project. His expertise in FPGA design and embedded systems was instrumental in helping us navigate the complexities of hardware development.

We extend our heartfelt thanks to the **School of Interdisciplinary Engineering and Sciences (SINES)** and the **NUST Chip Design Centre (NCDC)** for providing us with this incredible opportunity to work on cutting-edge FPGA technology. The resources, laboratory facilities, and development boards made available by NCDC were essential for the successful completion of this project. We are grateful for their commitment to fostering undergraduate research and hands-on learning in hardware design.

We acknowledge the open-source community, particularly the developers of LiteX, VexRiscv, Buildroot, and the Linux kernel. Their dedication to creating freely available, high-quality tools has democratized access to advanced hardware design and made projects like ours possible.

We thank our families for their unwavering support, patience, and encouragement during the challenging phases of this project.

Finally, we thank our classmates who provided feedback, motivation, and constructive criticism throughout the development process.

Contents

Abstract	1
Acknowledgements	2
1 Introduction	11
1.1 Background	11
1.2 Problem Statement	11
1.3 Objectives	12
1.4 Scope	12
1.5 Report Organization	13
2 Background and Theory	14
2.1 Digital Logic Fundamentals	14

2.1.1	Logic Gates	14
2.1.2	Combinational and Sequential Logic	14
2.2	Field Programmable Gate Arrays	15
2.2.1	FPGA Architecture	15
2.2.2	FPGA Development Flow	15
2.2.3	Nexys A7-100T Development Board	16
2.3	RISC-V Architecture	16
2.3.1	Overview	16
2.3.2	ISA Extensions	16
2.3.3	Privilege Levels	17
2.3.4	VexRiscv Processor	17
2.4	System-on-Chip Architecture	18
2.4.1	SoC Components	18
2.4.2	Wishbone Bus	18
2.4.3	LiteX Framework	19
2.5	Linux Operating System	19
2.5.1	Kernel Architecture	19
2.5.2	Boot Process	19
2.5.3	Device Tree	20
2.5.4	Buildroot	20
3	Literature Review	21
3.1	RISC-V Implementations	21
3.1.1	Rocket Chip	21
3.1.2	PicoRV32	21
3.1.3	SERV	21
3.1.4	VexRiscv	21
3.2	Linux on FPGA Projects	21
3.2.1	Linux-on-LiteX-VexRiscv	21
3.2.2	LiteX-Boards	22
3.3	Alternative Approaches	22
3.3.1	Commercial Solutions	22
3.3.2	ARM-based Systems	22
3.4	Contribution of This Work	22
4	Phase I: VGA Graphics Accelerator	23
4.1	Project Origin and Migration	23
4.1.1	Original Repository	23
4.1.2	Migration Challenges	23

4.2	Project Setup and File Organization	24
4.2.1	Development Environment	24
4.2.2	File Aggregation Process	24
4.2.3	Required Source Files	25
4.3	Pin Constraints for Nexys A7	25
4.4	Core Hardware Modules	27
4.4.1	VGA Timing Controller	27
4.4.2	Bresenham Line Drawing Engine	29
4.4.3	Video Framebuffer	32
4.4.4	Seven-Segment Display Driver	33
4.5	Hardware Verification	35
4.5.1	The Black Screen Problem	35
4.5.2	Green Border Test Pattern	35
4.6	UART Debugging Attempts	35
4.6.1	COM Port Access Issues	35
4.6.2	Silent Processor Problem	36
4.7	Hardware State Machine Design	38
4.7.1	Race Condition Bug	38
4.8	Analog Radar Clock Application	39
4.8.1	Timing Calculation	39
4.8.2	Complete Analog Radar Source Code	39
4.9	Digital Clock Application	44
4.9.1	Font Engine Design	44
4.9.2	Complete Digital Clock Source Code	45
4.10	Build and Programming Instructions	51
4.10.1	Vivado Project Creation	51
4.10.2	Synthesis and Implementation	51
4.10.3	Programming the FPGA	52
4.11	Final VGA System Specifications	52
4.12	Lessons Learned	52
5	Phase II: Linux System Design	54
5.1	Design Overview	54
5.2	Hardware Components	54
5.2.1	CPU Configuration	54
5.2.2	Memory System	55
5.2.3	Memory Map	55
5.2.4	Peripherals	56
5.3	Software Architecture	56

5.3.1	Boot Sequence	56
5.3.2	Software Components	58
5.3.3	Device Tree Structure	58
6	Linux Implementation	59
6.1	Reproducibility Statement	59
6.1.1	Quick Start: Minimal Reproduction Path	59
6.1.2	Expected Outcome Verification	60
6.2	Pinned Tool Versions	60
6.3	Development Environment Setup	61
6.3.1	Host System Requirements	61
6.3.2	Verify Host Environment	61
6.3.3	Install System Packages	62
6.3.4	Install Xilinx Vivado	63
6.4	Clone Project Repository	63
6.5	Install LiteX Framework	64
6.6	Board Configuration	65
6.6.1	LiteX Board Support	65
6.6.2	VexRiscv CPU Configuration	65
6.6.3	DDR2 Memory Configuration	66
6.7	Build Hardware (SoC)	66
6.7.1	Resource Utilization	67
6.8	Build Software (Linux)	67
6.8.1	Initialize Buildroot	67
6.8.2	Buildroot Configuration	67
6.8.3	Linux Kernel Configuration	68
6.8.4	Build Linux System	69
6.9	Generate Device Tree	70
6.9.1	Device Tree Structure	70
6.10	Generate Boot Configuration	72
6.11	Prepare SD Card	72
6.11.1	Format SD Card	72
6.11.2	Copy Boot Files	73
6.12	Program FPGA	73
6.12.1	Connect Hardware	73
6.12.2	Load Bitstream	73
6.13	Connect Serial Console	74
6.13.1	Find Serial Port	74
6.13.2	Configure Terminal	74

6.14 Boot Linux	75
7 Results	76
7.1 System Specifications	76
7.2 Boot Log Analysis	76
7.3 System Functionality	77
7.3.1 CPU Information	77
7.3.2 Memory Information	77
7.3.3 System Information	78
7.3.4 Storage Information	78
7.4 Running User Programs	78
7.4.1 Shell Scripts	78
7.4.2 Compiled C Programs	78
7.5 Performance Comparison	79
8 Challenges and Solutions	80
8.1 Hardware Challenges	80
8.1.1 Challenge: Garbled Serial Output	80
8.1.2 Challenge: DDR2 Initialization Failure	80
8.1.3 Challenge: FPGA Resource Exhaustion	81
8.2 Software Challenges	81
8.2.1 Challenge: Kernel Panic on Boot	81
8.2.2 Challenge: Initramfs Unpacking Warning	81
8.2.3 Challenge: SD Card Not Detected	82
8.2.4 Challenge: Device Tree Mismatch	82
8.3 Build System Challenges	82
8.3.1 Challenge: Vivado License Error	82
8.3.2 Challenge: Python Package Conflicts	82
8.3.3 Challenge: Buildroot Build Failure	83
8.4 Summary of Key Solutions	83
8.5 Troubleshooting Decision Tree	83
8.6 Repository Directory Structure	84
8.7 Performance Measurement Methodology	86
8.7.1 Boot Time Measurement	86
8.7.2 Memory Bandwidth Measurement	86
8.7.3 FPGA Utilization	86
8.8 External Validation Reference	86
9 Conclusion and Future Work	88
9.1 Summary	88

9.2	Learning Outcomes	88
9.3	Future Work	89
9.3.1	Performance Improvements	89
9.3.2	Feature Additions	89
9.3.3	Application Development	89
9.3.4	Research Directions	89
9.4	Broader Impact	90
9.5	Final Remarks	90
A	Command Reference	92
A.1	Complete Build Commands	92
B	File Listing	94
B.1	SD Card Contents	94
B.2	Build Output Files	94
C	Glossary	95
D	Use of Artificial Intelligence	96
D.1	AI Assistance Disclosure	96
D.2	Original Work Statement	96
D.3	Tools Used	97

List of Figures

4.1	VGA Graphics Pipeline Architecture	27
5.1	SoC Block Diagram	54
5.2	System Memory Map Visualization	55
5.3	Linux Boot Sequence Flowchart	57

List of Tables

2.1	Nexys A7-100T Specifications	16
-----	--	----

2.2	RISC-V ISA Extensions	17
4.1	VGA Project Source Files	25
4.2	Segment Active Patterns for Digits 0-9	45
4.3	VGA Graphics System Final Specifications	52
5.1	CPU Configuration	54
5.2	System Memory Map	55
5.3	Software Components	58
6.1	Expected Build Outputs and Checksums	60
6.2	Pinned Tool and Component Versions	61
6.3	Host System Requirements	61
6.4	VexRiscv CPU Configuration Parameters	65
6.5	DDR2 Memory Parameters	66
6.6	FPGA Resource Utilization	67
6.7	Serial Port Settings	74
7.1	Final System Specifications	76
7.2	Performance Comparison	79
8.1	Summary of Common Issues	83
B.1	SD Card File Listing	94
B.2	Key Build Output Files	94
D.1	AI Tools Used in Report Preparation	97

Listings

4.1	Project Setup Commands	24
4.2	Nexys_Master.xdc - Complete Pin Constraints	25
4.3	vga_timing.v - VGA Signal Generator	28
4.4	linedraw.v - Hardware Line Drawing Engine	29
4.5	framebuffer.v - Dual-Port Video Memory	32
4.6	quad_seven_seg.v - Display Driver	33
4.7	Green Border Test Pattern	35
4.8	Verify COM Port Availability	36
4.9	UART RX Signal Debug	36

4.10	Ghost Typist - Automatic Command Injection	36
4.11	Correct FSM Handshake	38
4.12	project.v - Analog Radar Clock (Complete)	39
4.13	project.v - Digital Clock MM:SS (Complete)	45
4.14	Vivado Project Setup	51
4.15	Build Process	51
4.16	FPGA Programming	52
6.1	Minimal Reproduction Commands	59
6.2	Expected Boot Log Key Lines	60
6.3	Environment Verification Commands	61
6.4	Installing System Packages	62
6.5	Vivado Installation and Setup	63
6.6	Clone Repository with Version Pinning	64
6.7	Install LiteX with Version Pinning	64
6.8	Add LiteX to Path	64
6.9	Verify Board Support File	65
6.10	VexRiscv Variant Selection (in make.py)	65
6.11	Build SoC	66
6.12	Build Output Location	67
6.13	Initialize Buildroot	67
6.14	Configure Buildroot	67
6.15	Critical Buildroot Config Options	67
6.16	Export Buildroot Configuration	68
6.17	Critical Linux Kernel Config Options	68
6.18	View Linux Kernel Config	69
6.19	Build Linux	69
6.20	Buildroot Output	70
6.21	Generate Device Tree	70
6.22	Device Tree Excerpt (rv32.dts)	70
6.23	Inspect Device Tree	71
6.24	Generate Boot Config	72
6.25	boot.json Contents	72
6.26	Format SD Card	72
6.27	Copy Files to SD Card	73
6.28	Program FPGA via Command Line	74
6.29	Find Serial Port	74
7.1	Boot Log (Abbreviated)	76
7.2	CPU Information	77
7.3	Memory Information	77

7.4	System Information	78
7.5	Storage Devices	78
7.6	Shell Script Execution	78
7.7	Factorial Program (factorial.c)	78
7.8	Cross-compile and Execute	79
8.1	Correct PuTTY Settings	80
8.2	Troubleshooting Decision Tree	83
8.3	Expected Directory Structure	84
8.4	Boot Time Measurement	86
8.5	Memory Bandwidth from BIOS	86
8.6	Obtain FPGA Utilization	86
A.1	Complete Build Process	92

Chapter 1

Introduction

1.1 Background

Modern computers are complex systems that span multiple layers of abstraction. At the lowest level, transistors switch electrical signals. These transistors form logic gates, which combine into arithmetic units, registers, and control logic. Together, these components form a Central Processing Unit (CPU). The CPU connects to memory, storage, and peripherals through buses and controllers. Software runs on this hardware, from firmware and operating systems to user applications.

Most computer science education focuses on software development. Students learn programming languages, algorithms, and data structures. However, few students understand how the underlying hardware actually works. The hardware appears as a “black box” that magically executes code.

This project opens that black box. We designed and built a complete computer system from the logic gate level to a running Linux operating system. This end-to-end implementation provides deep understanding of computer architecture that cannot be gained from textbooks alone.

1.2 Problem Statement

Several challenges motivate this project:

1. **Educational Gap:** Computer science graduates often lack understanding of hardware-software interaction. They cannot debug low-level problems or optimize systems effectively.
2. **Vendor Lock-in:** Commercial processors from Intel, AMD, and ARM are closed-source. Users cannot inspect, modify, or verify their operation.
3. **Licensing Costs:** ARM charges significant licensing fees for processor designs. This creates barriers for small companies and developing countries.
4. **Security Concerns:** Closed-source processors may contain hidden backdoors or vulnerabilities. Users cannot audit the hardware.

5. Customization Limitations: General-purpose processors include many features not needed for specific applications. Custom processors could be more efficient.

1.3 Objectives

This project aims to achieve the following objectives:

1. Design and implement a RISC-V processor capable of running Linux.
2. Build a complete System-on-Chip with memory controller, serial communication, and storage interfaces.
3. Synthesize the design onto an FPGA development board.
4. Configure and build a Linux kernel for the custom hardware.
5. Boot Linux and demonstrate a functional Unix environment.
6. Document the process for reproducibility by others.

1.4 Scope

The project scope includes:

- Implementation of a 32-bit RISC-V processor (RV32IMA).
- Integration of DDR2 memory controller, UART, SD card interface, timer, and interrupt controller.
- Linux kernel 6.x with BusyBox userland.
- Serial console interface at 115200 baud.
- Documentation of all steps, issues, and solutions.

The project does not include:

- Original CPU design from scratch (we use the open-source VexRiscv).
- Graphical user interface (text-mode console only).
- Network connectivity (Ethernet disabled to reduce complexity).
- Multi-core implementation (single-core for simplicity).

1.5 Report Organization

This report is organized as follows:

- **Chapter 2** provides background on FPGAs, RISC-V architecture, and related concepts.
- **Chapter 3** reviews existing work and similar projects.
- **Chapter 4** documents Phase I: the VGA Graphics Accelerator and Clock project.
- **Chapter 5** describes Phase II: the Linux system design and architecture.
- **Chapter 6** details the Linux implementation process step by step.
- **Chapter 7** presents results and performance measurements.
- **Chapter 8** discusses challenges encountered and their solutions.
- **Chapter 9** concludes the report and suggests future work.

Chapter 2

Background and Theory

2.1 Digital Logic Fundamentals

2.1.1 Logic Gates

Digital computers process information using binary signals. A signal is either HIGH (logic 1, typically 3.3V or 5V) or LOW (logic 0, typically 0V). Logic gates perform basic operations on these signals.

The fundamental gates are:

- **NOT gate:** Inverts the input. Output is 1 if input is 0, and vice versa.
- **AND gate:** Output is 1 only if all inputs are 1.
- **OR gate:** Output is 1 if any input is 1.
- **XOR gate:** Output is 1 if inputs are different.

Any digital circuit can be built using combinations of these basic gates. This is the foundation of all computer hardware.

2.1.2 Combinational and Sequential Logic

Combinational logic produces outputs that depend only on current inputs. Examples include adders, multiplexers, and decoders. The output changes immediately when inputs change.

Sequential logic includes memory elements that store state. The output depends on both current inputs and previous state. Flip-flops are the basic sequential elements. They store one bit of information and update on clock edges.

A CPU combines both types of logic. Combinational logic performs arithmetic and data routing. Sequential logic stores registers, program counter, and pipeline state.

2.2 Field Programmable Gate Arrays

2.2.1 FPGA Architecture

A Field Programmable Gate Array (FPGA) is an integrated circuit that can be configured after manufacturing. Unlike Application-Specific Integrated Circuits (ASICs), FPGAs can be reprogrammed to implement any digital circuit.

FPGAs contain three main components:

1. **Configurable Logic Blocks (CLBs):** Each CLB contains Look-Up Tables (LUTs), flip-flops, and multiplexers. LUTs can implement any Boolean function of their inputs. A 4-input LUT stores a 16-entry truth table.
2. **Programmable Interconnect:** A network of wires and switches connects CLBs. The routing configuration determines which CLBs connect to each other.
3. **Input/Output Blocks (IOBs):** Interface between internal logic and external pins. IOBs support various voltage standards and signal types.

Modern FPGAs also include dedicated hardware blocks:

- Block RAM (BRAM): Fast on-chip memory.
- DSP slices: Hardware multipliers and accumulators.
- Clock management: PLLs and clock buffers.
- High-speed transceivers: For serial communication.

2.2.2 FPGA Development Flow

The FPGA development process involves several steps:

1. **Design Entry:** Write hardware description in Verilog or VHDL. These languages describe the structure and behavior of digital circuits.
2. **Synthesis:** Convert HDL code into a netlist of logic gates. The synthesis tool maps the design to the target FPGA's primitives.
3. **Implementation:** Place gates onto specific FPGA locations and route connections between them. This step considers timing constraints.
4. **Bitstream Generation:** Create a binary file that programs the FPGA. The bitstream contains configuration data for all CLBs, routing, and IOBs.
5. **Programming:** Load the bitstream into the FPGA. The device configures itself according to the bitstream.

2.2.3 Nexys A7-100T Development Board

This project uses the Digilent Nexys A7-100T development board. Key specifications include:

Table 2.1: Nexys A7-100T Specifications

Component	Specification
FPGA	Xilinx Artix-7 XC7A100T
Logic Cells	101,440
Look-Up Tables	63,400
Flip-Flops	126,800
Block RAM	4.8 Mb
DSP Slices	240
External Memory	128 MB DDR2
Storage	MicroSD card slot
Communication	USB-UART, VGA, Ethernet
Clock	100 MHz oscillator

2.3 RISC-V Architecture

2.3.1 Overview

RISC-V is an open-source Instruction Set Architecture (ISA) developed at UC Berkeley starting in 2010. Unlike proprietary ISAs such as x86 (Intel/AMD) and ARM, RISC-V is freely available for anyone to implement.

RISC-V follows the Reduced Instruction Set Computer (RISC) philosophy:

- Simple, fixed-length instructions.
- Load-store architecture (memory access only through load/store instructions).
- Large register file (32 general-purpose registers).
- Simple addressing modes.

2.3.2 ISA Extensions

RISC-V uses a modular approach. The base integer ISA is minimal. Extensions add functionality:

Table 2.2: RISC-V ISA Extensions

Extension	Name	Description
I	Integer	Base integer instructions (ADD, SUB, AND, OR, branches, loads, stores)
M	Multiply	Integer multiplication and division
A	Atomic	Atomic memory operations (required for multi-threading and Linux)
F	Float	Single-precision floating point
D	Double	Double-precision floating point
C	Compressed	16-bit compressed instructions

This project uses RV32IMA: 32-bit base integer with multiply and atomic extensions. The atomic extension is required for Linux because the kernel uses atomic operations for synchronization.

2.3.3 Privilege Levels

RISC-V defines three privilege levels:

1. **Machine Mode (M):** Highest privilege. Direct access to all hardware. Firmware runs here.
2. **Supervisor Mode (S):** Operating system kernel runs here. Can access virtual memory and most system resources.
3. **User Mode (U):** Lowest privilege. Application code runs here. Cannot directly access hardware.

Linux requires supervisor mode with virtual memory support. The Memory Management Unit (MMU) translates virtual addresses to physical addresses and enforces memory protection.

2.3.4 VexRiscv Processor

VexRiscv is a soft-core RISC-V processor written in SpinalHDL, a Scala-based hardware description language. Key features include:

- Configurable pipeline stages (2 to 5 stages).
- Optional MMU with Sv32 virtual memory.
- Optional instruction and data caches.
- Optional debug support.
- Highly optimized for FPGA implementation.

The Linux variant of VexRiscv includes:

- 5-stage pipeline (Fetch, Decode, Execute, Memory, WriteBack).
- 4 KB instruction cache.
- 4 KB data cache.
- Sv32 MMU (32-bit virtual addresses, 4 KB pages).
- Machine and Supervisor privilege modes.

2.4 System-on-Chip Architecture

2.4.1 SoC Components

A System-on-Chip integrates all computer components onto a single chip:

- **CPU:** Executes instructions.
- **Memory Controller:** Interfaces with external RAM.
- **Bus:** Connects components.
- **Peripherals:** UART, timers, interrupt controllers, etc.
- **Boot ROM:** Initial startup code.

2.4.2 Wishbone Bus

The Wishbone bus is an open-source interconnect standard for SoC designs. It defines signals for address, data, control, and handshaking. All components in our SoC communicate through Wishbone.

Key Wishbone signals include:

- ADR: Address bus.
- DAT_I, DAT_O: Data input and output.
- WE: Write enable.
- SEL: Byte select.
- STB: Strobe (valid transfer).
- CYC: Bus cycle.
- ACK: Acknowledge.

2.4.3 LiteX Framework

LiteX is a Python-based framework for building SoCs. It provides:

- Pre-built CPU cores (VexRiscv, Rocket, etc.).
- Memory controllers (DDR, DDR2, DDR3, DDR4).
- Peripheral cores (UART, SPI, I2C, Ethernet, etc.).
- Bus interconnect generation.
- BIOS and boot code.
- Build system integration with vendor tools.

LiteX generates Verilog code from Python descriptions. This enables rapid SoC development without manual HDL coding.

2.5 Linux Operating System

2.5.1 Kernel Architecture

The Linux kernel is a monolithic operating system kernel. It includes:

- **Process Management:** Creates, schedules, and terminates processes.
- **Memory Management:** Virtual memory, page tables, memory allocation.
- **File Systems:** VFS layer, various filesystem implementations.
- **Device Drivers:** Hardware abstraction for peripherals.
- **Networking:** TCP/IP stack and protocols.

2.5.2 Boot Process

Linux boot on RISC-V follows this sequence:

1. **BIOS/Bootloader:** Initializes hardware, loads kernel to RAM.
2. **OpenSBI:** RISC-V firmware providing runtime services.
3. **Kernel:** Initializes subsystems, mounts root filesystem.
4. **Init:** First userspace process, starts services.
5. **Shell:** User interaction begins.

2.5.3 Device Tree

The Device Tree is a data structure describing hardware. Linux reads the device tree at boot to learn about available hardware. This allows one kernel binary to run on different hardware configurations.

The device tree specifies:

- CPU type and count.
- Memory size and location.
- Peripheral addresses and interrupts.
- Bus topology.

2.5.4 Buildroot

Buildroot is a tool for building embedded Linux systems. It automates:

- Cross-compiler toolchain generation.
- Kernel configuration and compilation.
- Root filesystem creation.
- Package selection and building.

Buildroot produces all files needed to boot Linux: kernel image, device tree blob, and root filesystem.

Chapter 3

Literature Review

3.1 RISC-V Implementations

Several open-source RISC-V implementations exist:

3.1.1 Rocket Chip

Rocket Chip is the reference RISC-V implementation from UC Berkeley. It is written in Chisel, another Scala-based HDL. Rocket Chip targets high performance and is used in commercial products. However, it requires significant FPGA resources.

3.1.2 PicoRV32

PicoRV32 is a minimal RISC-V core optimized for size. It implements RV32I only, without MMU or caches. PicoRV32 is suitable for microcontroller applications but cannot run Linux.

3.1.3 SERV

SERV is the smallest RISC-V core, using a bit-serial architecture. It processes one bit per cycle, achieving minimal resource usage at the cost of performance. SERV is useful for understanding RISC-V basics.

3.1.4 VexRiscv

VexRiscv offers the best balance of performance, features, and resource usage for FPGA implementations. It is highly configurable, allowing users to select exactly the features needed. The Linux variant includes all features required for operating system support.

3.2 Linux on FPGA Projects

3.2.1 Linux-on-LiteX-VexRiscv

The linux-on-litex-vexriscv project by the LiteX developers provides a complete solution for running Linux on VexRiscv. It includes build scripts, Buildroot configurations, and documen-

tation. This project served as the foundation for our work.

3.2.2 LiteX-Boards

The litex-boards repository contains board support packages for many FPGA development boards. Each package defines pin mappings, clock frequencies, and peripheral configurations. Support for the Nexys A7 is included.

3.3 Alternative Approaches

3.3.1 Commercial Solutions

Companies like SiFive offer commercial RISC-V cores with Linux support. These provide better performance and support but require licensing fees. Our open-source approach achieves similar functionality at no cost.

3.3.2 ARM-based Systems

ARM processors dominate the embedded Linux market. Raspberry Pi and similar boards provide easy Linux environments. However, ARM requires licensing, and users cannot inspect or modify the processor design.

3.4 Contribution of This Work

While tools and components exist, comprehensive documentation for reproducing a Linux-on-FPGA system is lacking. This project contributes:

1. Step-by-step instructions for the complete build process.
2. Documentation of common problems and solutions.
3. Explanation of all components and their interactions.
4. A foundation for further customization and research.

Chapter 4

Phase I: VGA Graphics Accelerator

This chapter documents the first phase of our FPGA project. We implemented a hardware-accelerated VGA graphics system before progressing to the Linux system. This phase taught us essential skills in FPGA debugging, hardware design, and VGA signal generation.

4.1 Project Origin and Migration

4.1.1 Original Repository

The project began as an attempt to replicate a Vector Clock design from GitHub. The original repository was designed for the Digilent Basys 3 board. We needed to migrate it to the Nexys A7-100T platform.

Original repository structure:

- Source code fragmented across multiple “Lab” folders.
- Pin constraints hard-coded for Basys 3 FPGA.
- PicoBlaze soft-core processor for control logic.
- UART interface for time setting commands.

4.1.2 Migration Challenges

The migration presented several challenges:

1. Different FPGA pinout between Basys 3 and Nexys A7.
2. Source files scattered across multiple directories.
3. Inconsistent naming conventions in original code.
4. Missing documentation for build process.

4.2 Project Setup and File Organization

4.2.1 Development Environment

Required software:

- Xilinx Vivado 2019.1 or later.
- Git for version control.
- Linux terminal (or WSL on Windows).
- PuTTY or similar serial terminal.

4.2.2 File Aggregation Process

We used Linux terminal commands to extract and organize source files.

```

1 # 1. Create a clean project directory
2 mkdir Nexys_Clock_Project
3 cd Nexys_Clock_Project
4
5 # 2. Clone the original repository
6 git clone https://github.com/muhammadaldacher/FPGA-Design-of-a-Digital-
    Analog-Clock-Display-using-Digilent-Basys3-Artix-7.git
7 mv FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-
    Artix-7 original_repo
8
9 # 3. Create source directory
10 mkdir src
11 cd src
12
13 # 4. Extract Verilog files from Lab folders
14 find ../original_repo -name "*.v" -exec cp {} . \;
15
16 # 5. Remove unnecessary files (testbenches, examples)
17 rm -f Testbench.v Constraints.v Design.v tutorial.v vga_example.v
18
19 # 6. Fix naming convention issues
20 # Original repo has software.v but hardware expects program.v
21 mv software.v program.v
22
23 # 7. List final source files
24 ls -la *.v

```

Listing 4.1: Project Setup Commands

4.2.3 Required Source Files

After extraction, the following files are needed:

Table 4.1: VGA Project Source Files

File	Lines	Purpose
project.v	150+	Top-level module and state machine
vga_timing.v	40	VGA sync signal generator
linedraw.v	80	Bresenham line drawing engine
framebuffer.v	20	Dual-port video memory
quad_seven_seg.v	60	7-segment display driver
Nexys_Master.xdc	80	Pin constraint file

4.3 Pin Constraints for Nexys A7

The constraint file maps logic signals to physical FPGA pins. This file is critical for correct hardware operation.

```

1 ## Clock Signal (100 MHz System Clock)
2 set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get_ports { clk
    }];
3 create_clock -add -name sys_clk_pin -period 10.00 \
4     -waveform {0 5} [get_ports {clk}];
5
6 ## Reset Button (Active Low)
7 set_property -dict { PACKAGE_PIN C12 IOSTANDARD LVCMOS33 } [get_ports {
8     rst_n }];
9
9 ## UART Interface (USB-Serial Bridge)
10 set_property -dict { PACKAGE_PIN C4 IOSTANDARD LVCMOS33 } [get_ports { rxd
    }];
11 set_property -dict { PACKAGE_PIN D4 IOSTANDARD LVCMOS33 } [get_ports { txd
    }];
12
13 ## VGA Connector - Red Channel (4 bits)
14 set_property -dict { PACKAGE_PIN A3 IOSTANDARD LVCMOS33 } [get_ports {
    vgaRed[0] }];
15 set_property -dict { PACKAGE_PIN B4 IOSTANDARD LVCMOS33 } [get_ports {
    vgaRed[1] }];
16 set_property -dict { PACKAGE_PIN C5 IOSTANDARD LVCMOS33 } [get_ports {
    vgaRed[2] }];
17 set_property -dict { PACKAGE_PIN A4 IOSTANDARD LVCMOS33 } [get_ports {
    vgaRed[3] }];
18
19 ## VGA Connector - Green Channel (4 bits)
```

```

20 set_property -dict { PACKAGE_PIN C6 IO_STANDARD LVCMOS33 } [get_ports {
21   vgaGreen[0] }];
22 set_property -dict { PACKAGE_PIN A5 IO_STANDARD LVCMOS33 } [get_ports {
23   vgaGreen[1] }];
24 set_property -dict { PACKAGE_PIN B6 IO_STANDARD LVCMOS33 } [get_ports {
25   vgaGreen[2] }];
26 set_property -dict { PACKAGE_PIN A6 IO_STANDARD LVCMOS33 } [get_ports {
27   vgaGreen[3] }];

28 ## VGA Connector - Blue Channel (4 bits)
29 set_property -dict { PACKAGE_PIN B7 IO_STANDARD LVCMOS33 } [get_ports {
30   vgaBlue[0] }];
31 set_property -dict { PACKAGE_PIN C7 IO_STANDARD LVCMOS33 } [get_ports {
32   vgaBlue[1] }];
33 set_property -dict { PACKAGE_PIN D7 IO_STANDARD LVCMOS33 } [get_ports {
34   vgaBlue[2] }];
35 set_property -dict { PACKAGE_PIN D8 IO_STANDARD LVCMOS33 } [get_ports {
36   vgaBlue[3] }];

37 ## VGA Sync Signals
38 set_property -dict { PACKAGE_PIN B11 IO_STANDARD LVCMOS33 } [get_ports {
39   h_sync }];
40 set_property -dict { PACKAGE_PIN B12 IO_STANDARD LVCMOS33 } [get_ports {
41   v_sync }];

42 ## 7-Segment Display - Segments
43 set_property -dict { PACKAGE_PIN T10 IO_STANDARD LVCMOS33 } [get_ports { seg
44   [0] }];
45 set_property -dict { PACKAGE_PIN R10 IO_STANDARD LVCMOS33 } [get_ports { seg
46   [1] }];
47 set_property -dict { PACKAGE_PIN K16 IO_STANDARD LVCMOS33 } [get_ports { seg
48   [2] }];
49 set_property -dict { PACKAGE_PIN K13 IO_STANDARD LVCMOS33 } [get_ports { seg
50   [3] }];
51 set_property -dict { PACKAGE_PIN P15 IO_STANDARD LVCMOS33 } [get_ports { seg
52   [4] }];
53 set_property -dict { PACKAGE_PIN T11 IO_STANDARD LVCMOS33 } [get_ports { seg
54   [5] }];
55 set_property -dict { PACKAGE_PIN L18 IO_STANDARD LVCMOS33 } [get_ports { seg
56   [6] }];
57 set_property -dict { PACKAGE_PIN H15 IO_STANDARD LVCMOS33 } [get_ports { dp
58   }];

59 ## 7-Segment Display - Digit Anodes
60 set_property -dict { PACKAGE_PIN J17 IO_STANDARD LVCMOS33 } [get_ports { an
61   [0] }];
62 set_property -dict { PACKAGE_PIN J18 IO_STANDARD LVCMOS33 } [get_ports { an
63   }];

```

```

[1] }];
48 set_property -dict { PACKAGE_PIN T9 IOSTANDARD LVCMOS33 } [get_ports { an
[2] }];
49 set_property -dict { PACKAGE_PIN J14 IOSTANDARD LVCMOS33 } [get_ports { an
[3] }];
50 set_property -dict { PACKAGE_PIN P14 IOSTANDARD LVCMOS33 } [get_ports { an
[4] }];
51 set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { an
[5] }];
52 set_property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS33 } [get_ports { an
[6] }];
53 set_property -dict { PACKAGE_PIN U13 IOSTANDARD LVCMOS33 } [get_ports { an
[7] }];
54
55 ## Debug LEDs (accent accent)
56 set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { LED
[0] }];
57 set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { LED
[1] }];
58 set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { LED
[2] }];
59 set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { LED
[3] }];

```

Listing 4.2: Nexys_Master.xdc - Complete Pin Constraints

4.4 Core Hardware Modules

The graphics system consists of four core modules that work together to generate VGA output.




Figure 4.1: VGA Graphics Pipeline Architecture

4.4.1 VGA Timing Controller

This module generates precise synchronization signals for 640x480 resolution at 60Hz refresh rate.

VGA Timing Parameters:

- Pixel Clock: 25 MHz (derived from 100 MHz by divide-by-4).

- Horizontal: 640 active + 16 front porch + 96 sync + 48 back porch = 800 total.
- Vertical: 480 active + 10 front porch + 2 sync + 33 back porch = 525 total.
- Frame rate: $25,000,000 / (800 \times 525) = 59.52$ Hz.

```

1  `timescale 1ns / 1ps
2
3 module vga_timing (
4     input wire      pclk,          // 25 MHz Pixel Clock
5     output wire [10:0] vcount,    // Vertical pixel counter
6     output wire [10:0] hcount,    // Horizontal pixel counter
7     output wire      vsync,        // Vertical sync (active low)
8     output wire      hsync,        // Horizontal sync (active low)
9     output wire      vblnk,        // Vertical blanking
10    output wire      hblnk        // Horizontal blanking
11 );
12
13 // VGA 640x480 @ 60Hz Timing Constants
14 parameter H_ACTIVE = 640;           // Active pixels per line
15 parameter H_FRONT = 16;            // Front porch
16 parameter H_SYNC = 96;             // Sync pulse width
17 parameter H_BACK = 48;             // Back porch
18 parameter H_TOTAL = 800;           // Total pixels per line
19
20 parameter V_ACTIVE = 480;           // Active lines per frame
21 parameter V_FRONT = 10;            // Front porch
22 parameter V_SYNC = 2;              // Sync pulse width
23 parameter V_BACK = 33;             // Back porch
24 parameter V_TOTAL = 525;           // Total lines per frame
25
26 // Counter registers
27 reg [10:0] h_cnt = 0;
28 reg [10:0] v_cnt = 0;
29
30 // Horizontal counter
31 always @(posedge pclk) begin
32     if (h_cnt == H_TOTAL - 1)
33         h_cnt <= 0;
34     else
35         h_cnt <= h_cnt + 1;
36 end
37
38 // Vertical counter (increments at end of each line)
39 always @(posedge pclk) begin
40     if (h_cnt == H_TOTAL - 1) begin
41         if (v_cnt == V_TOTAL - 1)

```

```

42         v_cnt <= 0;
43     else
44         v_cnt <= v_cnt + 1;
45     end
46 end
47
48 // Sync signals (active low)
49 assign hsync = ~((h_cnt >= H_ACTIVE + H_FRONT) &&
50                  (h_cnt < H_ACTIVE + H_FRONT + H_SYNC));
51 assign vsync = ~((v_cnt >= V_ACTIVE + V_FRONT) &&
52                  (v_cnt < V_ACTIVE + V_FRONT + V_SYNC));
53
54 // Blanking signals
55 assign hblk = (h_cnt >= H_ACTIVE);
56 assign vblk = (v_cnt >= V_ACTIVE);
57
58 // Output counters
59 assign hcount = h_cnt;
60 assign vcount = v_cnt;
61
62 endmodule

```

Listing 4.3: vga_timing.v - VGA Signal Generator

4.4.2 Bresenham Line Drawing Engine

This module implements Bresenham’s line algorithm in hardware. It is the “GPU” of the system. Given two coordinate pairs, it calculates every pixel position along the line.

Algorithm Overview:

1. Calculate delta X and delta Y between endpoints.
2. Initialize error term to ($dx + dy$).
3. For each step, plot current pixel.
4. Adjust X or Y based on error term.
5. Repeat until endpoint reached.

```

1 `timescale 1ns / 1ps
2
3 module linedraw (
4     input wire      go,          // Start signal
5     output wire     busy,        // Operation in progress
6     input wire [7:0] stax,       // Start X coordinate
7     input wire [7:0] stay,       // Start Y coordinate

```

```

8   input wire [7:0] endx,           // End X coordinate
9   input wire [7:0] endy,           // End Y coordinate
10  output wire      wr,           // Write enable to framebuffer
11  output wire [15:0] addr,        // Address output {Y, X}
12  input  wire       pclk,         // Pixel clock
13 );
14
15 // Internal coordinate signals (signed for math)
16 wire signed [15:0] x0, y0, x1, y1;
17 wire signed [15:0] dx, dy;
18 wire Right, Down;
19
20 // State and loop control
21 wire in_loop, breakloop;
22
23 // Error term signals
24 wire signed [15:0] err_next, ew2, ew1;
25 wire signed [15:0] x_next, y_next, xb, xa, yb, ya;
26 wire e2_lt_dx, e2_gt_dy;
27
28 // Registers
29 reg signed [15:0] x, y, err;
30
31 // Input signal routing
32 assign x0 = {8'b0, stax};
33 assign y0 = {8'b0, stay};
34 assign x1 = {8'b0, endx};
35 assign y1 = {8'b0, endy};
36
37 // Direction calculation
38 assign Right = ((x1 - x0) > 0);
39 assign Down = ((y1 - y0) > 0);
40
41 // Absolute delta calculation
42 assign dx = ((x1 - x0) > 0) ? (x1 - x0) : -(x1 - x0);
43 assign dy = ((y1 - y0) > 0) ? -(y1 - y0) : (y1 - y0);
44
45 // Error term comparison (2*err vs dx and dy)
46 assign e2_gt_dy = (dy < (err <<< 1));
47 assign e2_lt_dx = (dx > (err <<< 1));
48
49 // Bresenham error update logic
50 assign ew1 = (e2_gt_dy) ? (err + dy) : err;
51 assign ew2 = (e2_lt_dx) ? (ew1 + dx) : ew1;
52 assign err_next = (in_loop == 0) ? (dx + dy) : ew2;
53
54 // Next X coordinate logic

```

```

55 assign xa = (Right) ? (x + 1) : (x - 1);
56 assign xb = (e2_gt_dy) ? xa : x;
57 assign x_next = (in_loop == 0) ? x0 : xb;
58
59 // Next Y coordinate logic
60 assign ya = (Down) ? (y + 1) : (y - 1);
61 assign yb = (e2_lt_dx) ? ya : y;
62 assign y_next = (in_loop == 0) ? y0 : yb;
63
64 // Loop termination condition
65 assign breakloop = (x == x1) && (y == y1);
66
67 // Update registers on clock edge
68 always @ (posedge pclk) begin
69     x <= x_next;
70     y <= y_next;
71     err <= err_next;
72 end
73
74 // State machine for draw operation
75 reg state = 0;
76 reg next_state;
77 localparam IDLE = 0;
78 localparam RUN = 1;
79
80 always @ (posedge pclk) begin
81     state <= next_state;
82 end
83
84 always @ (*) begin
85     case(state)
86         IDLE: begin
87             if (go)
88                 next_state = RUN;
89             else
90                 next_state = IDLE;
91         end
92         RUN: begin
93             if (breakloop)
94                 next_state = IDLE;
95             else
96                 next_state = RUN;
97         end
98         default: next_state = IDLE;
99     endcase
100 end
101

```

```

102 // Output assignments
103 assign in_loop = (state == RUN);
104 assign busy = in_loop;
105 assign wr = in_loop;
106 assign addr = {y[7:0], x[7:0]}; // Pack as {Y, X}
107
108 endmodule

```

Listing 4.4: linedraw.v - Hardware Line Drawing Engine

4.4.3 Video Framebuffer

The framebuffer stores pixel data in dual-port Block RAM. One port writes from the line drawing engine. The other port reads for VGA display.

```

1 `timescale 1ns / 1ps
2
3 module framebuffer (
4     // Write Port (Line Drawer side)
5     input wire          clka,      // Write clock (100 MHz)
6     input wire          wea,       // Write enable
7     input wire [15:0]   addra,    // Write address {Y, X}
8     input wire [0:0]    dina,     // Write data (1 bit)
9
10    // Read Port (VGA Controller side)
11    input wire          clkb,      // Read clock (25 MHz)
12    input wire [15:0]   addrb,    // Read address {Y, X}
13    output reg [0:0]   doutb,    // Read data (1 bit)
14 );
15
16    // Infer Block RAM (64KB = 256x256 pixels x 1 bit)
17    (* ram_style = "block" *)
18    reg [0:0] memory [0:65535];
19
20    // Initialize memory to zero (optional)
21    integer i;
22    initial begin
23        for (i = 0; i < 65536; i = i + 1)
24            memory[i] = 1'b0;
25    end
26
27    // Write port logic
28    always @ (posedge clka) begin
29        if (wea)
30            memory[addr] <= dina;
31    end
32

```

```

33 // Read port logic (synchronous read)
34 always @(posedge clk) begin
35     doutb <= memory[addrb];
36 end
37
38 endmodule

```

Listing 4.5: framebuffer.v - Dual-Port Video Memory

4.4.4 Seven-Segment Display Driver

This module drives the on-board 7-segment displays for debugging. It multiplexes four digits using time-division.

```

1 `timescale 1ns / 1ps
2
3 module quad_seven_seg (
4     input wire          clk,           // System clock
5     input wire [3:0]    val0,          // Digit 0 value (0-F)
6     input wire [3:0]    val1,          // Digit 1 value
7     input wire [3:0]    val2,          // Digit 2 value
8     input wire [3:0]    val3,          // Digit 3 value
9     input wire [3:0]    dp,            // Decimal point enables
10    output reg [6:0]    seg,           // Segment outputs (active low)
11    output reg [3:0]    an             // Anode outputs (active low)
12 );
13
14 // Refresh counter for multiplexing
15 reg [19:0] refresh_counter = 0;
16 wire [1:0] digit_select;
17
18 always @(posedge clk) begin
19     refresh_counter <= refresh_counter + 1;
20 end
21
22 // Select digit based on upper bits of counter
23 assign digit_select = refresh_counter[19:18];
24
25 // Current digit value
26 reg [3:0] current_digit;
27
28 // Digit selection multiplexer
29 always @(*) begin
30     case (digit_select)
31         2'b00: begin
32             an = 4'b1110;
33             current_digit = val0;

```

```

34      end
35      2'b01: begin
36          an = 4'b1101;
37          current_digit = val1;
38      end
39      2'b10: begin
40          an = 4'b1011;
41          current_digit = val2;
42      end
43      2'b11: begin
44          an = 4'b0111;
45          current_digit = val3;
46      end
47  endcase
48 end
49
50 // 7-segment decoder (active low outputs)
51 // Segment order: seg[6:0] = {g, f, e, d, c, b, a}
52 always @(*) begin
53     case (current_digit)
54         4'h0: seg = 7'b1000000; // 0
55         4'h1: seg = 7'b1111001; // 1
56         4'h2: seg = 7'b0100100; // 2
57         4'h3: seg = 7'b0110000; // 3
58         4'h4: seg = 7'b0011001; // 4
59         4'h5: seg = 7'b0010010; // 5
60         4'h6: seg = 7'b0000010; // 6
61         4'h7: seg = 7'b1111000; // 7
62         4'h8: seg = 7'b0000000; // 8
63         4'h9: seg = 7'b0010000; // 9
64         4'hA: seg = 7'b0001000; // A
65         4'hB: seg = 7'b0000011; // B
66         4'hC: seg = 7'b1000110; // C
67         4'hD: seg = 7'b0100001; // D
68         4'hE: seg = 7'b0000110; // E
69         4'hF: seg = 7'b0001110; // F
70         default: seg = 7'b1111111;
71     endcase
72 end
73
74 endmodule

```

Listing 4.6: quad_seven_seg.v - Display Driver

4.5 Hardware Verification

4.5.1 The Black Screen Problem

After initial synthesis and programming, the VGA monitor showed a completely black screen. We needed to determine the cause systematically.

4.5.2 Green Border Test Pattern

We created a minimal test to verify the VGA signal chain. This test bypasses all complex logic and directly drives the VGA output pins.

```

1 // Add this to the VGA output section for testing
2 // This draws a green border around the screen edges
3
4 wire test_border;
5 assign test_border = (hcount < 10) || (hcount > 630) ||
6           (vcount < 10) || (vcount > 470);
7
8 // Force green output when in border region
9 assign vgaRed    = 4'h0;
10 assign vgaGreen = (test_border && ~hblnk && ~vblnk) ? 4'hF : 4'h0;
11 assign vgaBlue   = 4'h0;
```

Listing 4.7: Green Border Test Pattern

Test Results:

1. A bright green border appeared on the monitor.
2. This confirmed VGA timing was correct.
3. This confirmed pin constraints were correct.
4. This confirmed monitor compatibility.
5. The black screen was due to empty framebuffer, not hardware failure.

4.6 UART Debugging Attempts

4.6.1 COM Port Access Issues

Symptom: Windows reported “Access Denied” when opening the COM port.

Cause: Vivado Hardware Manager locks the USB port exclusively after programming.

Solution: Close Vivado Hardware Manager before opening PuTTY. Alternatively, unplug and reconnect the USB cable.

```

1 # Windows PowerShell command to list COM ports
2 Get-WmiObject Win32_SerialPort | Select-Object DeviceID, Description
3
4 # Or check Device Manager
5 devmgmt.msc

```

Listing 4.8: Verify COM Port Availability

4.6.2 Silent Processor Problem

Symptom: Commands sent via UART produced no response. The 7-segment display showed 0000.

Debugging Step 1 - LED Pulse Test:

```

1 // Route UART RX directly to LED for visual confirmation
2 assign LED[0] = rxd;
3
4 // LED will flicker when data is received
5 // This proves the physical connection works

```

Listing 4.9: UART RX Signal Debug

Result: LED flickered when typing. Data was reaching the FPGA.

Debugging Step 2 - Ghost Typist Module:

We created a hardware module to automatically inject commands, bypassing the UART entirely.

```

1 // This module simulates a user typing "S 12 30 00" + Enter
2 module ghost_ttypist (
3     input wire          clk,
4     input wire          rst,
5     output reg [7:0]    char_out,
6     output reg          char_valid,
7     output reg          done
8 );
9
10    // Command sequence: "S 12 30 00\r\n"
11    reg [7:0] command [0:11];
12
13    initial begin
14        command[0] = 8'h53; // 'S'
15        command[1] = 8'h20; // ' '
16        command[2] = 8'h31; // '1'
17        command[3] = 8'h32; // '2'
18        command[4] = 8'h20; // ' '
19        command[5] = 8'h33; // '3'
20        command[6] = 8'h30; // '0'
21    end
22
23    assign done = 1'b1;
24
25    always @(posedge clk) begin
26        if (rst)
27            char_out = 8'h00;
28        else
29            case (char_valid)
30                1'b0: char_out = command[0];
31                1'b1: char_out = command[1];
32                1'b2: char_out = command[2];
33                1'b3: char_out = command[3];
34                1'b4: char_out = command[4];
35                1'b5: char_out = command[5];
36                1'b6: char_out = command[6];
37                1'b7: char_out = 8'h00;
38            endcase
39        end
40    end
41
42    assign char_valid = 1'b1;
43
44    initial begin
45        #10ns;
46        #10ns;
47        #10ns;
48        #10ns;
49        #10ns;
50        #10ns;
51        #10ns;
52        #10ns;
53        #10ns;
54        #10ns;
55        #10ns;
56        #10ns;
57        #10ns;
58        #10ns;
59        #10ns;
60        #10ns;
61        #10ns;
62        #10ns;
63        #10ns;
64        #10ns;
65        #10ns;
66        #10ns;
67        #10ns;
68        #10ns;
69        #10ns;
70        #10ns;
71        #10ns;
72        #10ns;
73        #10ns;
74        #10ns;
75        #10ns;
76        #10ns;
77        #10ns;
78        #10ns;
79        #10ns;
80        #10ns;
81        #10ns;
82        #10ns;
83        #10ns;
84        #10ns;
85        #10ns;
86        #10ns;
87        #10ns;
88        #10ns;
89        #10ns;
90        #10ns;
91        #10ns;
92        #10ns;
93        #10ns;
94        #10ns;
95        #10ns;
96        #10ns;
97        #10ns;
98        #10ns;
99    end
100
101    endmodule

```

```

20     command[7] = 8'h20; // ' '
21     command[8] = 8'h30; // '0'
22     command[9] = 8'h30; // '0'
23     command[10] = 8'h0D; // Carriage Return
24     command[11] = 8'h0A; // Line Feed
25 end
26
27 reg [3:0] index = 0;
28 reg [23:0] delay_counter = 0;
29
30 localparam CHAR_DELAY = 24'd1000000; // ~10ms at 100MHz
31
32 always @(posedge clk) begin
33   if (rst) begin
34     index <= 0;
35     delay_counter <= 0;
36     char_valid <= 0;
37     done <= 0;
38   end else if (!done) begin
39     if (delay_counter < CHAR_DELAY) begin
40       delay_counter <= delay_counter + 1;
41       char_valid <= 0;
42     end else begin
43       delay_counter <= 0;
44       char_out <= command[index];
45       char_valid <= 1;
46       if (index == 11)
47         done <= 1;
48     end
49   end
50 end
51
52 end
53
54 endmodule

```

Listing 4.10: Ghost Typist - Automatic Command Injection

Result: Ghost Typist worked (verified by LED counter). However, the graphics engine still did not respond.

Root Cause: The PicoBlaze processor ROM contained code incompatible with our clock frequency. The soft-core processor was non-functional.

Decision: Abandon software approach. Replace processor with pure hardware FSM.

4.7 Hardware State Machine Design

4.7.1 Race Condition Bug

Symptom: FSM commanded a line draw, but output showed solid blocks instead of lines.

Root Cause Analysis:

1. FSM sets `go = 1` to start drawing.
2. FSM immediately checks `busy` signal.
3. Line drawer takes 1 clock cycle to assert `busy`.
4. FSM sees `busy = 0` and thinks drawing is complete.
5. FSM issues next command immediately.
6. Commands overlap and corrupt output.

Solution - Proper Handshake Protocol:

```

1 // State definitions
2 localparam IDLE      = 4'd0;
3 localparam START_DRAW = 4'd1;
4 localparam WAIT_BUSY  = 4'd2;
5 localparam WAIT_DONE   = 4'd3;
6 localparam NEXT_CMD    = 4'd4;
7
8 always @(posedge clk) begin
9     case (state)
10        IDLE: begin
11            // Prepare coordinates
12            state <= START_DRAW;
13        end
14
15        START_DRAW: begin
16            go <= 1;
17            state <= WAIT_BUSY;
18        end
19
20        WAIT_BUSY: begin
21            // Wait for line drawer to acknowledge start
22            if (busy == 1'b1) begin
23                go <= 0; // Release go signal
24                state <= WAIT_DONE;
25            end
26            // Keep go asserted until busy goes high

```

```

27      end

28
29      WAIT_DONE: begin
30          // Wait for line drawer to finish
31          if (busy == 1'b0) begin
32              state <= NEXT_CMD;
33          end
34          // Stay here until drawing completes
35      end

36
37      NEXT_CMD: begin
38          // Prepare next drawing command
39          state <= IDLE;
40      end
41  endcase
42 end

```

Listing 4.11: Correct FSM Handshake

4.8 Analog Radar Clock Application

This application draws a sweeping radar line that completes one revolution every 60 seconds.

4.8.1 Timing Calculation

$$\text{System clock} = 100 \text{ MHz}$$

$$\text{Steps per revolution} = 1024 \text{ (perimeter pixels)}$$

$$\text{Target revolution time} = 60 \text{ seconds}$$

$$\text{Clocks per step} = \frac{100,000,000 \times 60}{1024} = 5,859,375$$

We use 5,860,000 cycles for convenient rounding.

4.8.2 Complete Analog Radar Source Code

```

1 `timescale 1ns / 1ps
2
3 module project(
4     input wire        clk,           // 100 MHz system clock
5     input wire        rst_n,         // Active-low reset
6     input wire        rxd,          // UART RX (unused)
7     output wire       txd,          // UART TX (unused)
8     output wire [3:0] vgaRed,

```

```
9  output wire [3:0] vgaGreen,
10 output wire [3:0] vgaBlue,
11 output wire h_sync,
12 output wire v_sync,
13 output wire [6:0] seg,
14 output wire dp,
15 output wire [7:0] an
16 );
17
18 // Unused outputs
19 assign txd = 1'b1;
20
21 // Clock divider: 100 MHz -> 25 MHz pixel clock
22 reg [1:0] clk_div = 0;
23 always @(posedge clk) clk_div <= clk_div + 1;
24 wire pclk = clk_div[1];      // 25 MHz
25 wire sys_clk = clk;         // 100 MHz
26 wire rst = ~rst_n;
27
28 // VGA timing generator
29 wire [10:0] vcount, hcount;
30 wire vsync, hsync, vblnk, hblnk;
31
32 vga_timing u_vga (
33     .pclk(pclk),
34     .vcount(vcount),
35     .hcount(hcount),
36     .vsync(vsync),
37     .hsync(hsync),
38     .vblnk(vblnk),
39     .hblnk(hblnk)
40 );
41
42 assign h_sync = hsync;
43 assign v_sync = vsync;
44
45 // Radar state machine registers
46 reg [3:0] state = 0;
47 reg [7:0] target_x = 0;
48 reg [7:0] target_y = 0;
49 reg [1:0] quadrant = 0;
50 reg [24:0] timer = 0;
51 reg draw_color;
52
53 // Line drawer interface
54 reg [7:0] stax, stay, endx, endy;
55 reg go;
```

```

56     wire      busy, wr;
57     wire [15:0] plot_addr;
58
59 // Radar FSM
60 always @ (posedge sys_clk) begin
61     if (rst) begin
62         state <= 0;
63         target_x <= 0;
64         target_y <= 0;
65         quadrant <= 0;
66         draw_color <= 1;
67         go <= 0;
68         timer <= 0;
69     end else begin
70         go <= 0; // Default: deassert go
71
72         case (state)
73             // State 0: Setup line coordinates (center to edge)
74             0: begin
75                 stax <= 128;           // Center X
76                 stay <= 128;          // Center Y
77                 endx <= target_x;    // Edge X
78                 endy <= target_y;    // Edge Y
79                 draw_color <= 1;       // White line
80                 go <= 1;
81                 state <= 1;
82             end
83
84             // State 1: Wait for line drawer to start
85             1: begin
86                 if (busy) begin
87                     go <= 0;
88                     state <= 2;
89                 end else begin
90                     go <= 1; // Keep asserting until busy
91                 end
92             end
93
94             // State 2: Wait for line drawer to finish
95             2: begin
96                 if (!busy)
97                     state <= 3;
98             end
99
100            // State 3: Wait ~58ms (60 second calibration)
101            3: begin
102                timer <= timer + 1;

```

```

103         if (timer >= 5860000) begin
104             timer <= 0;
105             state <= 4;
106         end
107     end
108
109     // State 4: Setup erase (same coordinates, black)
110 4: begin
111     draw_color <= 0; // Black (erase)
112     go <= 1;
113     state <= 5;
114 end
115
116     // State 5: Wait for erase to start
117 5: begin
118     if (busy) begin
119         go <= 0;
120         state <= 6;
121     end else begin
122         go <= 1;
123     end
124 end
125
126     // State 6: Wait for erase to finish, update position
127 6: begin
128     if (!busy) begin
129         // Calculate next position along perimeter
130         case (quadrant)
131             2'd0: begin // Top edge: X increasing
132                 if (target_x < 255)
133                     target_x <= target_x + 1;
134                 else
135                     quadrant <= 1;
136             end
137             2'd1: begin // Right edge: Y increasing
138                 if (target_y < 255)
139                     target_y <= target_y + 1;
140                 else
141                     quadrant <= 2;
142             end
143             2'd2: begin // Bottom edge: X decreasing
144                 if (target_x > 0)
145                     target_x <= target_x - 1;
146                 else
147                     quadrant <= 3;
148             end
149             2'd3: begin // Left edge: Y decreasing

```

```

150           if  (target_y > 0)
151               target_y <= target_y - 1;
152           else
153               quadrant <= 0;
154           end
155       endcase
156       state <= 0;
157   end
158 end
159 endcase
160 end
161 end
162
163 // Line drawing engine instance
164 linedraw u_line (
165     .go(go),
166     .busy(busy),
167     .stax(stax),
168     .stay(stay),
169     .endx(endx),
170     .endy(endy),
171     .wr(wr),
172     .addr(plot_addr),
173     .pclk(sys_clk)
174 );
175
176 // Framebuffer with centering calculation
177 wire pixel_on;
178 wire [10:0] rel_h = hcount - 192; // Center 256px box in 640px width
179 wire [10:0] rel_v = vcount - 112; // Center 256px box in 480px height
180 wire inside_box = (hcount >= 192) && (hcount < 448) &&
181             (vcount >= 112) && (vcount < 368);
182
183 framebuffer u_fb (
184     .clka(sys_clk),
185     .wea(wr),
186     .addr(a(plot_addr)),
187     .dina(draw_color),
188     .clkb(pclk),
189     .addrb({rel_v[7:0], rel_h[7:0]}),
190     .doutb(pixel_on)
191 );
192
193 // VGA color output
194 wire active = ~hblnk && ~vblnk;
195 wire is_border = inside_box &&

```

```

196          (rel_h == 0 || rel_h == 255 || rel_v == 0 || rel_v ==
197          255);
198
199      // Yellow line on blue background with green border
200      assign vgaRed    = (active && inside_box && pixel_on) ? 4'hF : 4'h0;
201      assign vgaGreen = (active && is_border) ? 4'hF :
202                      (active && inside_box && pixel_on) ? 4'hF : 4'h0;
203      assign vgaBlue   = (active) ? 4'h3 : 4'h0;
204
205      // Debug display: Show target coordinates
206      wire [3:0] an_4bit;
207      quad_seven_seg u_seg (
208          .clk(sys_clk),
209          .val0(target_x[3:0]),
210          .val1(target_x[7:4]),
211          .val2(target_y[3:0]),
212          .val3(target_y[7:4]),
213          .dp(4'b0000),
214          .seg(seg),
215          .an(an_4bit)
216      );
217      assign dp = 1'b1;
218      assign an = {4'b1111, an_4bit};
219
220 endmodule

```

Listing 4.12: project.v - Analog Radar Clock (Complete)

4.9 Digital Clock Application

This application displays a MM:SS format digital clock using vector-drawn digits.

4.9.1 Font Engine Design

The font engine draws digits using 7-segment style geometry. Each segment is a line drawn by the hardware line engine.

Table 4.2: Segment Active Patterns for Digits 0-9

Digit	Active Segments (GFEDCBA)
0	0111111 (A, B, C, D, E, F)
1	0000110 (B, C)
2	1011011 (A, B, D, E, G)
3	1001111 (A, B, C, D, G)
4	1100110 (B, C, F, G)
5	1101101 (A, C, D, F, G)
6	1111101 (A, C, D, E, F, G)
7	0000111 (A, B, C)
8	1111111 (A, B, C, D, E, F, G)
9	1101111 (A, B, C, D, F, G)

4.9.2 Complete Digital Clock Source Code

```

1 `timescale 1ns / 1ps
2
3 module project(
4     input wire          clk,
5     input wire          rst_n,
6     input wire          rxd,
7     output wire         txd,
8     output wire [3:0]   vgaRed,
9     output wire [3:0]   vgaGreen,
10    output wire [3:0]   vgaBlue,
11    output wire         h_sync,
12    output wire         v_sync,
13    output wire [6:0]   seg,
14    output wire         dp,
15    output wire [7:0]   an
16 );
17
18 assign txd = 1'b1;
19
20 // Clock generation
21 reg [1:0] clk_div = 0;
22 always @(posedge clk) clk_div <= clk_div + 1;
23 wire pclk = clk_div[1];
24 wire sys_clk = clk;
25 wire rst = ~rst_n;
26
27 // VGA timing
28 wire [10:0] vcount, hcount;
29 wire vsync, hsync, vblnk, hblnk;
30 vga_timing u_vga (

```

```

31     .pclk(pclk), .vcount(vcount), .hcount(hcount),
32     .vsync(vsync), .hsync(hsync), .vblnk(vblnk), .hblnk(hblnk)
33 );
34 assign h_sync = hsync;
35 assign v_sync = vsync;
36
37 // Time registers
38 reg [3:0] sec_units = 0;
39 reg [3:0] sec_tens = 0;
40 reg [3:0] min_units = 0;
41 reg [3:0] min_tens = 0;
42
43 // State machine
44 reg [5:0] state = 0;
45 reg [27:0] timer = 0;
46 reg [7:0] stax, stay, endx, endy;
47 reg go;
48 reg draw_color;
49
50 // Font engine registers
51 reg [2:0] seg_idx;
52 reg [3:0] curr_digit;
53 reg [7:0] off_x, off_y;
54 reg [6:0] segments_active;
55
56 // Segment decoder
57 always @(*) begin
58     case (curr_digit)
59         4'd0: segments_active = 7'b0111111;
60         4'd1: segments_active = 7'b00000110;
61         4'd2: segments_active = 7'b1011011;
62         4'd3: segments_active = 7'b1001111;
63         4'd4: segments_active = 7'b1100110;
64         4'd5: segments_active = 7'b1101101;
65         4'd6: segments_active = 7'b1111101;
66         4'd7: segments_active = 7'b00000111;
67         4'd8: segments_active = 7'b1111111;
68         4'd9: segments_active = 7'b1101111;
69         default: segments_active = 7'b0000000;
70     endcase
71 end
72
73 wire busy, wr;
74 wire [15:0] plot_addr;
75
76 // Digital clock FSM (simplified for space)
77 always @ (posedge sys_clk) begin

```

```

78      if (rst) begin
79          state <= 0;
80          sec_units <= 0; sec_tens <= 0;
81          min_units <= 0; min_tens <= 0;
82          timer <= 0; go <= 0;
83      end else begin
84          go <= 0;
85          case (state)
86              // Draw minute tens digit
87              0: begin
88                  draw_color <= 1;
89                  curr_digit <= min_tens;
90                  off_x <= 28; off_y <= 98;
91                  seg_idx <= 0;
92                  state <= 40; // Go to font subroutine
93              end
94              1: begin
95                  curr_digit <= min_units;
96                  off_x <= 68; off_y <= 98;
97                  seg_idx <= 0;
98                  state <= 40;
99              end
100             // Draw colon upper dot
101            2: begin
102                stax <= 118; stay <= 118;
103                endx <= 122; endy <= 122;
104                go <= 1; state <= 3;
105            end
106            3: if (busy) begin go <= 0; state <= 4; end else go <= 1;
107            4: if (!busy) state <= 5;
108            // Draw colon lower dot
109            5: begin
110                stax <= 118; stay <= 138;
111                endx <= 122; endy <= 142;
112                go <= 1; state <= 6;
113            end
114            6: if (busy) begin go <= 0; state <= 7; end else go <= 1;
115            7: if (!busy) state <= 8;
116            // Draw second tens
117            8: begin
118                curr_digit <= sec_tens;
119                off_x <= 138; off_y <= 98;
120                seg_idx <= 0;
121                state <= 40;
122            end
123            9: begin
124                curr_digit <= sec_units;

```

```

125           off_x <= 178; off_y <= 98;
126           seg_idx <= 0;
127           state <= 40;
128       end
129       // Wait 1 second
130   10: begin
131       timer <= timer + 1;
132       if (timer >= 100000000) begin
133           timer <= 0;
134           state <= 11;
135       end
136   end
137   // Erase and redraw (states 11-19 similar to 0-9 but
138   draw_color=0)
139   11: begin
140       draw_color <= 0;
141       curr_digit <= min_tens;
142       off_x <= 28; off_y <= 98;
143       seg_idx <= 0;
144       state <= 40;
145   end
146   // ... (additional erase states)

147   // Update time
148   20: begin
149       if (sec_units == 9) begin
150           sec_units <= 0;
151           if (sec_tens == 5) begin
152               sec_tens <= 0;
153               if (min_units == 9) begin
154                   min_units <= 0;
155                   if (min_tens == 5)
156                       min_tens <= 0;
157                   else
158                       min_tens <= min_tens + 1;
159               end else
160                   min_units <= min_units + 1;
161           end else
162               sec_tens <= sec_tens + 1;
163       end else
164           sec_units <= sec_units + 1;
165       state <= 0;
166   end

167   // Font drawing subroutine (states 40-44)
168   40: begin
169       if (segments_active[seg_idx]) begin

```

```

171         case (seg_idx)
172             0: begin // Segment A (top)
173                 stax <= off_x + 5; stay <= off_y;
174                 endx <= off_x + 35; endy <= off_y;
175             end
176             1: begin // Segment B (upper right)
177                 stax <= off_x + 40; stay <= off_y + 5;
178                 endx <= off_x + 40; endy <= off_y + 25;
179             end
180             2: begin // Segment C (lower right)
181                 stax <= off_x + 40; stay <= off_y + 35;
182                 endx <= off_x + 40; endy <= off_y + 55;
183             end
184             3: begin // Segment D (bottom)
185                 stax <= off_x + 5; stay <= off_y + 60;
186                 endx <= off_x + 35; endy <= off_y + 60;
187             end
188             4: begin // Segment E (lower left)
189                 stax <= off_x; stay <= off_y + 35;
190                 endx <= off_x; endy <= off_y + 55;
191             end
192             5: begin // Segment F (upper left)
193                 stax <= off_x; stay <= off_y + 5;
194                 endx <= off_x; endy <= off_y + 25;
195             end
196             6: begin // Segment G (middle)
197                 stax <= off_x + 5; stay <= off_y + 30;
198                 endx <= off_x + 35; endy <= off_y + 30;
199             end
200         endcase
201         go <= 1;
202         state <= 41;
203     end else
204         state <= 43;
205     end
206     41: if (busy) begin go <= 0; state <= 42; end else go <= 1;
207     42: if (!busy) state <= 43;
208     43: begin
209         if (seg_idx == 6) begin
210             // Return to appropriate state based on digit
211             position
212                 if (off_x == 28) state <= 1;
213                 else if (off_x == 68) state <= 2;
214                 else if (off_x == 138) state <= 9;
215                 else state <= 10;
216             end else begin
217                 seg_idx <= seg_idx + 1;

```

```

217           state <= 40;
218       end
219   end
220 endcase
221 end
222
223
224 linedraw u_line (
225     .go(go), .busy(busy),
226     .stax(stax), .stay(stay), .endx(endx), .endy(endy),
227     .wr(wr), .addr(plot_addr), .pclk(sys_clk)
228 );
229
230 wire pixel_on;
231 wire [10:0] rel_h = hcount - 192;
232 wire [10:0] rel_v = vcount - 112;
233 wire inside_box = (hcount >= 192) && (hcount < 448) &&
234             (vcount >= 112) && (vcount < 368);
235
236 framebuffer u_fb (
237     .clka(sys_clk), .wea(wr), .addra(plot_addr), .dina(draw_color),
238     .clkb(pclk), .addrb({rel_v[7:0], rel_h[7:0]}), .doutb(pixel_on)
239 );
240
241 wire active = ~hblnk && ~vblnk;
242 wire is_border = inside_box &&
243             (rel_h == 0 || rel_h == 255 || rel_v == 0 || rel_v ==
244             255);
245
246 // Cyan text on dark blue background with green border
247 assign vgaRed    = 4'h0;
248 assign vgaGreen = (active && is_border) ? 4'hF :
249                 (active && inside_box && pixel_on) ? 4'hF : 4'h0;
250 assign vgaBlue   = (active && inside_box && pixel_on) ? 4'hF :
251                 (active) ? 4'h3 : 4'h0;
252
253 wire [3:0] an_4bit;
254 quad_seven_seg u_seg (
255     .clk(sys_clk),
256     .val0(sec_units), .val1(sec_tens),
257     .val2(min_units), .val3(min_tens),
258     .dp(4'b0000), .seg(seg), .an(an_4bit)
259 );
260 assign dp = 1'b1;
261 assign an = {4'b1111, an_4bit};
262
263 endmodule

```

Listing 4.13: project.v - Digital Clock MM:SS (Complete)

4.10 Build and Programming Instructions

4.10.1 Vivado Project Creation

```

1 # 1. Open Vivado
2 vivado &
3
4 # 2. Create New Project
5 # File -> Project -> New
6 # Project Name: Nexys_Clock
7 # Project Location: ~/fpga_projects/
8 # Project Type: RTL Project
9
10 # 3. Add Source Files
11 # Add Sources -> Add Files
12 # Select all .v files from src/ directory
13
14 # 4. Add Constraints File
15 # Add Sources -> Add Files
16 # Select Nexys_Master.xdc
17
18 # 5. Select Target Device
19 # Parts -> xc7a100tcsg324-1

```

Listing 4.14: Vivado Project Setup

4.10.2 Synthesis and Implementation

```

1 # In Vivado TCL Console:
2
3 # Run Synthesis
4 launch_runs synth_1 -jobs 4
5 wait_on_run synth_1
6
7 # Run Implementation
8 launch_runs impl_1 -jobs 4
9 wait_on_run impl_1
10
11 # Generate Bitstream
12 launch_runs impl_1 -to_step write_bitstream -jobs 4
13 wait_on_run impl_1

```

```

14
15 # Bitstream location:
16 # project_name.runs/impl_1/project.bit

```

Listing 4.15: Build Process

4.10.3 Programming the FPGA

```

1 # 1. Connect Nexys A7 via USB
2 # 2. Open Hardware Manager (Flow Navigator -> Program and Debug)
3 # 3. Open Target -> Auto Connect
4 # 4. Program Device -> Select .bit file -> Program
5
6 # For command line programming:
7 open_hw_manager
8 connect_hw_server
9 open_hw_target
10 set_property PROGRAM.FILE {project.bit} [current_hw_device]
11 program_hw_devices [current_hw_device]

```

Listing 4.16: FPGA Programming

4.11 Final VGA System Specifications

Table 4.3: VGA Graphics System Final Specifications

Parameter	Value
Video Resolution	640 x 480 @ 60 Hz
Pixel Clock	25 MHz
System Clock	100 MHz
Color Depth	12-bit (4096 colors)
Framebuffer Size	256 x 256 pixels
Framebuffer Memory	64 KB Block RAM
Line Engine	Hardware Bresenham Algorithm
Control Logic	Custom FSM (no CPU)
Clock Accuracy	Crystal-driven (100 MHz)
FPGA Utilization	15% LUTs, 10% BRAM

4.12 Lessons Learned

This phase provided essential experience for the Linux project:

1. **Systematic Debugging:** The green border test established methodology. Always verify simplest component first.
2. **Hardware vs Software Trade-offs:** When processor failed, we pivoted to pure hardware. FPGAs excel at parallel, deterministic operations.
3. **Timing and Handshakes:** Race condition bug taught proper synchronization. Critical for Linux memory controller.
4. **Resource Management:** Reading Vivado utilization reports. Understanding LUT and BRAM usage.
5. **Pin Constraints:** Correct XDC file is essential. One wrong pin causes complete failure.
6. **Iterative Development:** Green border to radar to digital clock. Each step builds confidence.

Chapter 5

Phase II: Linux System Design

5.1 Design Overview

The system consists of two main parts: hardware and software. The hardware is a custom SoC synthesized onto the FPGA. The software includes firmware, operating system, and userland utilities.




Figure 5.1: SoC Block Diagram

5.2 Hardware Components

5.2.1 CPU Configuration

The VexRiscv CPU is configured with the following features:

Table 5.1: CPU Configuration

Parameter	Value
ISA	RV32IMA
Pipeline Stages	5
Clock Frequency	50 MHz
Instruction Cache	4 KB, 64 sets, 64-byte lines
Data Cache	4 KB, 64 sets, 64-byte lines
MMU Type	Sv32
Privilege Modes	Machine, Supervisor, User

5.2.2 Memory System

The memory system includes:

- **DDR2 RAM:** 128 MB external memory at 200 MT/s. The LiteDRAM controller handles timing, refresh, and read leveling.
- **Block RAM:** 64 KB on-chip ROM for BIOS code. Fast access without DDR latency.
- **SRAM:** 6 KB scratchpad memory for BIOS use.

5.2.3 Memory Map

Table 5.2 shows the system memory map.

Table 5.2: System Memory Map

Address	Size	Description
0x00000000	64 KB	Boot ROM (BIOS)
0x10000000	6 KB	SRAM
0x40000000	128 MB	DDR2 Main Memory
0xF0000000	–	CSR Base
0xF0001000	256 B	UART
0xF0005800	256 B	SD Card (SPI)
0xF0C00000	4 MB	PLIC (Interrupt Controller)




Figure 5.2: System Memory Map Visualization

5.2.4 Peripherals

UART

The UART provides serial communication at 115200 baud. It connects to the USB-UART bridge on the development board. The host computer uses a terminal program (PuTTY) to interact with the system.

SD Card Controller

The SD card controller operates in SPI mode. This is simpler than native SD mode but slower. The controller provides:

- Card detection.
- Block read/write operations.
- FAT filesystem support (in software).

Timer

The CLINT (Core Local Interruptor) provides timer functionality. It generates periodic interrupts for the operating system scheduler. The timer runs at 100 MHz (separate from the 50 MHz CPU clock).

Interrupt Controller

The PLIC (Platform-Level Interrupt Controller) manages external interrupts. It prioritizes interrupts from peripherals and routes them to the CPU. Devices like UART and SD card connect to PLIC interrupt lines.

5.3 Software Architecture

5.3.1 Boot Sequence

The boot sequence proceeds as follows:

1. FPGA configures from bitstream.
2. CPU starts executing from ROM address 0x00000000.
3. BIOS initializes DDR2, performs memory test.
4. BIOS reads boot.json from SD card.

5. BIOS loads kernel, DTB, rootfs, OpenSBI to RAM.
6. BIOS jumps to OpenSBI entry point.
7. OpenSBI initializes, jumps to Linux kernel.
8. Linux kernel boots, mounts rootfs.
9. Init process starts, launches shell.




Figure 5.3: Linux Boot Sequence Flowchart

5.3.2 Software Components

Table 5.3: Software Components

Component	Version	Size
LiteX BIOS	10c52e742	64 KB (in ROM)
OpenSBI	1.3	257 KB
Linux Kernel	6.9.0	8.4 MB
Root Filesystem	BusyBox 1.37.0	4.3 MB
Device Tree	–	3 KB

5.3.3 Device Tree Structure

The device tree describes:

- CPU node with ISA string and clock frequency.
- Memory node with base address and size.
- SoC node containing all peripherals.
- Interrupt routing from devices to PLIC to CPU.
- Boot arguments and console configuration.

Chapter 6

Linux Implementation

This chapter provides step-by-step instructions for reproducing the project. Following these instructions exactly will produce a working Linux system on the Nexys A7-100T FPGA.

6.1 Reproducibility Statement

Important: This chapter (Phase II: Linux) is **completely independent** from Chapter 4 (Phase I: VGA). You do NOT need to complete the VGA project before building the Linux system. The two phases share only the FPGA board hardware.

6.1.1 Quick Start: Minimal Reproduction Path

For experienced users, here is the shortest path to a Linux prompt:

```
1 # 1. Clone and setup (5 minutes)
2 git clone https://github.com/litex-hub/linux-on-litex-vexriscv.git
3 cd linux-on-litex-vexriscv
4 git checkout 2024.04  # Pin to known-good release
5 ./litex_setup.py --init --install --user --tag=2024.04
6
7 # 2. Build hardware (45 minutes)
8 python3 make.py --board=nexys4ddr --build
9
10 # 3. Build software (60 minutes)
11 python3 make.py --board=nexys4ddr --buildroot
12
13 # 4. Prepare SD card
14 python3 make.py --board=nexys4ddr --dtb
15 python3 make.py --board=nexys4ddr --json
16 # Copy 5 files to FAT32-formatted SD card root
17
18 # 5. Program and boot
19 # Flash bitstream, insert SD, connect serial at 115200 baud
```

Listing 6.1: Minimal Reproduction Commands

6.1.2 Expected Outcome Verification

A successful reproduction produces the following verifiable outputs:

Table 6.1: Expected Build Outputs and Checksums

File	Size (approx)	Verification
nexys4ddr.bit	3.8 MB	Vivado reports 0 errors
Image	8.4 MB	File exists, non-zero
rootfs.cpio	4.3 MB	File exists, non-zero
opensbi.bin	257 KB	File exists, non-zero
rv32.dtb	3 KB	dtc can decompile it
boot.json	<1 KB	Valid JSON syntax

Expected Boot Log Signature: A successful boot will show:

```

1 BIOS CRC passed
2 Memtest OK
3 Booting from SDCard...
4 OpenSBI v1.3
5 Linux version 6.x.x
6 Welcome to Buildroot
7 buildroot login:

```

Listing 6.2: Expected Boot Log Key Lines

If your boot log contains these lines in order, reproduction is successful.

6.2 Pinned Tool Versions

Critical: Use exactly these versions to ensure reproducibility.

Table 6.2: Pinned Tool and Component Versions

Component	Version/Commit	Notes
Host OS	Ubuntu 22.04 LTS	Also tested on 20.04
Python	3.10.x	System default on Ubuntu 22.04
Vivado	2023.2	WebPACK edition sufficient
linux-on-litex-vexriscv	tag 2024.04	git checkout 2024.04
LiteX	tag 2024.04	Via litex_setup.py --tag
Migen	0.9.2	Installed by litex_setup
VexRiscv	latest	SMP-Linux variant
Linux Kernel	6.9.0	Built by Buildroot
Buildroot	2024.02.x	Via submodule
OpenSBI	1.3	Built by Buildroot
BusyBox	1.37.0	Via Buildroot config

6.3 Development Environment Setup

6.3.1 Host System Requirements

Table 6.3: Host System Requirements

Requirement	Specification
Operating System	Ubuntu 22.04 LTS (native or WSL2)
Disk Space	50 GB free minimum
RAM	16 GB recommended (8 GB minimum)
CPU	4+ cores recommended
Internet	Required for initial downloads
User Permissions	sudo access for package installation
Serial Port Access	User must be in dialout group

6.3.2 Verify Host Environment

Before starting, verify your environment:

```

1 # Check Ubuntu version (should show 22.04)
2 lsb_release -a
3
4 # Check Python version (should show 3.10.x)
5 python3 --version
6
7 # Check available disk space (need 50GB+)
8 df -h ~

```

```

9
10 # Check RAM (need 8GB+)
11 free -h
12
13 # Check if user is in dialout group (for serial access)
14 groups | grep dialout
15
16 # If not in dialout group, add yourself:
17 sudo usermod -a -G dialout $USER
18 # Then logout and login again

```

Listing 6.3: Environment Verification Commands

6.3.3 Install System Packages

Install required packages using apt:

```

1 sudo apt update
2 sudo apt install -y \
3     build-essential \
4     gcc \
5     g++ \
6     make \
7     cmake \
8     python3 \
9     python3-pip \
10    python3-venv \
11    git \
12    wget \
13    curl \
14    flex \
15    bison \
16    libncurses-dev \
17    libssl-dev \
18    bc \
19    cpio \
20    rsync \
21    device-tree-compiler \
22    u-boot-tools \
23    dosfstools \
24    mtools \
25    unzip \
26    gawk \
27    autoconf \
28    automake \
29    libtool \
30    pkg-config \

```

```

31 libgmp-dev \
32 libmpfr-dev \
33 libmpc-dev \
34 zlib1g-dev \
35 libexpat1-dev \
36 texinfo \
37 libftdi-dev \
38 libusb-1.0-0-dev \
39 libyaml-dev \
40 libpython3-dev \
41 libffi-dev \
42 picocom \
43 screen

```

Listing 6.4: Installing System Packages

6.3.4 Install Xilinx Vivado

Vivado is required for FPGA synthesis.

Version Required: Vivado 2023.2 (WebPACK edition is sufficient and free).

Download from: <https://www.xilinx.com/support/download.html>

```

1 # After downloading Xilinx installer, run:
2 chmod +x Xilinx_Unified_2023.2_*.bin
3 ./Xilinx_Unified_2023.2_*.bin
4
5 # Select "Vivado" and "WebPACK" edition
6 # Install to /tools/Xilinx (or your preferred location)
7
8 # After installation, source the settings:
9 source /tools/Xilinx/Vivado/2023.2/settings64.sh
10
11 # Add to ~/.bashrc for permanent setup:
12 echo 'source /tools/Xilinx/Vivado/2023.2/settings64.sh' >> ~/.bashrc
13
14 # Verify installation:
15 vivado -version
16 # Should show: Vivado v2023.2

```

Listing 6.5: Vivado Installation and Setup

6.4 Clone Project Repository

Clone the main project repository and pin to a known-good release:

```

1 cd ~
2 git clone https://github.com/litex-hub/linux-on-litex-vexriscv.git
3 cd linux-on-litex-vexriscv
4
5 # CRITICAL: Pin to known-good release tag
6 git checkout 2024.04
7
8 # Verify you are on the correct version
9 git log --oneline -1
10 # Should show commit from 2024.04 release

```

Listing 6.6: Clone Repository with Version Pinning

6.5 Install LiteX Framework

Download and run the LiteX installer with version pinning:

```

1 # Download installer
2 wget https://raw.githubusercontent.com/enjoy-digital/litex/master/
      litex_setup.py
3 chmod +x litex_setup.py
4
5 # CRITICAL: Pin LiteX to matching release tag
6 ./litex_setup.py --init --install --user --tag=2024.04
7
8 # Verify installation
9 python3 -c "import litex; print(litex.__file__)"

```

Listing 6.7: Install LiteX with Version Pinning

This installs:

- LiteX core framework.
- LiteDRAM memory controller.
- LiteEth, LiteSPI, LiteSD peripherals.
- Migen hardware description library.
- VexRiscv CPU cores.

Add LiteX to your Python path:

```

1 export PATH=$PATH:~/local/bin
2 echo 'export PATH=$PATH:~/local/bin' >> ~/.bashrc

```

Listing 6.8: Add LiteX to Path

6.6 Board Configuration

6.6.1 LiteX Board Support

We use the **unmodified** default Nexys A7 board support from LiteX. No custom modifications to board files are required.

```

1 # The board support file location:
2 ls ~/.local/lib/python3.10/site-packages/litex_boards/targets/
   digilent_nexys4ddr.py
3
4 # View default configuration (for reference, do not modify):
5 head -100 ~/.local/lib/python3.10/site-packages/litex_boards/targets/
   digilent_nexys4ddr.py

```

Listing 6.9: Verify Board Support File

Note: The board name in LiteX is `nexys4ddr` (the original name), but it refers to the Nexys A7-100T board.

6.6.2 VexRiscv CPU Configuration

The VexRiscv CPU is configured with Linux-capable settings. These are the exact parameters used:

Table 6.4: VexRiscv CPU Configuration Parameters

Parameter	Value
Variant	linux (SMP-capable)
ISA	RV32IMA
Pipeline	5-stage
Instruction Cache	4 KB, 4-way
Data Cache	4 KB, 4-way
MMU	Sv32 (32-bit virtual addressing)
Multiply/Divide	Hardware (M extension)
Atomic Operations	Hardware (A extension)
Privilege Modes	Machine, Supervisor, User

The CPU variant is selected automatically by the build script:

```

1 # The make.py script selects the Linux-capable variant:
2 # cpu_type="vexriscv_smp", cpu_variant="linux"
3
4 # This is equivalent to these VexRiscv Scala parameters:
5 # - withMmu=true
6 # - withSupervisor=true
7 # - icacheSize=4096

```

```
8 # - dcacheSize=4096
```

Listing 6.10: VexRiscv Variant Selection (in make.py)

6.6.3 DDR2 Memory Configuration

The DDR2 controller is configured for the Micron MT47H64M16 chips on the Nexys A7:

Table 6.5: DDR2 Memory Parameters

Parameter	Value
Chip	Micron MT47H64M16HR-25E
Capacity	128 MB (2x 64MB)
Data Width	16 bits
Clock Frequency	100 MHz (200 MT/s)
CAS Latency (CL)	5
tRCD	5 cycles
tRP	5 cycles
tRAS	14 cycles
tWR	5 cycles
Read Leveling	Automatic calibration

DDR2 Initialization: LiteDRAM performs automatic read leveling calibration during BIOS startup. If calibration fails, the BIOS will report an error. Common causes of failure are: unstable power supply, incorrect FPGA voltage jumper settings, or timing violations.

6.7 Build Hardware (SoC)

Build the SoC for Nexys A7:

```
1 cd ~/linux-on-litex-vexriscv
2 python3 make.py --board=nexys4ddr --build
```

Listing 6.11: Build SoC

This command:

1. Generates Verilog code for the SoC.
2. Runs Vivado synthesis.
3. Runs implementation (place and route).
4. Generates bitstream file.

Build time is approximately 45 minutes. Output files are in:

```

1 build/nexys4ddr/gateware/nexys4ddr.bit    # Bitstream
2 build/nexys4ddr/software/bios/bios.bin    # BIOS binary

```

Listing 6.12: Build Output Location

6.7.1 Resource Utilization

The synthesis report shows FPGA resource usage:

Table 6.6: FPGA Resource Utilization

Resource	Used	Available	Utilization
LUTs	19,847	63,400	31.3%
Flip-Flops	12,563	126,800	9.9%
Block RAM	42	135	31.1%
DSP Slices	4	240	1.7%

6.8 Build Software (Linux)

6.8.1 Initialize Buildroot

Set up Buildroot with LiteX configuration:

```

1 cd ~/linux-on-litex-vexriscv
2 python3 make.py --board=nexys4ddr --buildroot

```

Listing 6.13: Initialize Buildroot

This downloads Buildroot and applies patches for VexRiscv support.

6.8.2 Buildroot Configuration

Load the default configuration:

```

1 cd buildroot
2 make litex_vexriscv_defconfig

```

Listing 6.14: Configure Buildroot

Key Buildroot Configuration Options (from `litex_vexriscv_defconfig`):

```

1 # Target Architecture
2 BR2_riscv=y
3 BR2_RISCV_32=y
4 BR2_riscv_custom=y
5 BR2_RISCV_ISA_RVM=y

```

```

6 BR2_RISCV_ISA_RVA=y
7 BR2_RISCV_ABI_ILP32=y
8
9 # Toolchain
10 BR2_TOOLCHAIN_BUILDROOT_GLIBC=y
11 BR2_PACKAGE_HOST_GCC_12=y
12
13 # Kernel
14 BR2_LINUX_KERNEL=y
15 BR2_LINUX_KERNEL_CUSTOM_VERSION=y
16 BR2_LINUX_KERNEL_CUSTOM_VERSION_VALUE="6.9"
17 BR2_LINUX_KERNEL_USE_CUSTOM_CONFIG=y
18 BR2_LINUX_KERNEL_CUSTOM_CONFIG_FILE="board/litex_vexriscv/linux.config"
19
20 # Filesystem
21 BR2_TARGET_ROOTFS_CPIO=y
22 BR2_TARGET_ROOTFS_CPIO_GZIP=y
23
24 # Init system
25 BR2_INIT_BUSYBOX=y
26
27 # OpenSBI
28 BR2_TARGET_OPENSBI=y
29 BR2_TARGET_OPENSBI_CUSTOM_VERSION=y
30 BR2_TARGET_OPENSBI_CUSTOM_VERSION_VALUE="1.3"

```

Listing 6.15: Critical Buildroot Config Options

To export your configuration for reproducibility:

```

1 # Save current config
2 make savedefconfig
3
4 # The minimal config is saved to:
5 # buildroot/configs/litex_vexriscv_defconfig

```

Listing 6.16: Export Buildroot Configuration

6.8.3 Linux Kernel Configuration

The Linux kernel uses a custom configuration for VexRiscv. Key options:

```

1 # Processor type
2 CONFIG_ARCH_RV32I=y
3 CONFIG_RISCV_ISA_M=y
4 CONFIG_RISCV_ISA_A=y
5 CONFIG_MMU=y
6

```

```

7 # SBI (Supervisor Binary Interface)
8 CONFIG_RISCV_SBI=y
9 CONFIG_RISCV_SBI_V01=y
10
11 # LiteX specific drivers
12 CONFIG_SERIAL_LITEUART=y
13 CONFIG_SERIAL_LITEUART_CONSOLE=y
14 CONFIG_SPI_LITESPI=y
15 CONFIG_MMC_SPI=y
16
17 # Memory model
18 CONFIG_FLATMEM=y
19 CONFIG_SPARSEMEM_STATIC=n
20
21 # Init RAM disk
22 CONFIG_BLK_DEV_INITRD=y
23 CONFIG_INITRAMFS_SOURCE=""
24 CONFIG_RD_GZIP=y

```

Listing 6.17: Critical Linux Kernel Config Options

To view the full kernel config:

```

1 # After building, the .config is at:
2 cat buildroot/output/build/linux-6.9/\allowbreak.config | grep -v "#"
   grep -v "^$"

```

Listing 6.18: View Linux Kernel Config

6.8.4 Build Linux System**Build the complete Linux system:**

```
1 make -j$(nproc)
```

Listing 6.19: Build Linux

This builds:

- RISC-V cross-compiler toolchain.
- Linux kernel with VexRiscv patches.
- OpenSBI firmware.
- BusyBox and root filesystem.

Build time is 30-60 minutes on first run. Output files are in:

```

1 output/images/Image      # Linux kernel
2 output/images/rootfs.cpio # Root filesystem
3 output/images/opensbi.bin # OpenSBI firmware

```

Listing 6.20: Buildroot Output

6.9 Generate Device Tree

Generate the device tree for your SoC:

```

1 cd ~/linux-on-litex-vexriscv
2 python3 make.py --board=nexys4ddr --dtb

```

Listing 6.21: Generate Device Tree

Output: images/rv32.dtb

6.9.1 Device Tree Structure

The generated device tree describes the hardware to Linux. Here is the structure (excerpt):

```

1 /dts-v1/;
2
3 / {
4     compatible = "litex,vexriscv-soc";
5     model = "LiteX VexRiscv SoC";
6     #address-cells = <1>;
7     #size-cells = <1>;
8
9     chosen {
10         bootargs = "console=liteuart earlycon=liteuart,0xf0001000 rootwait
11         root=/dev/ram0";
12         linux,initrd-start = <0x41000000>;
13         linux,initrd-end = <0x41800000>;
14     };
15
16     cpus {
17         #address-cells = <1>;
18         #size-cells = <0>;
19         timebase-frequency = <100000000>;
20
21         cpu@0 {
22             compatible = "spinalhdl,vexriscv", "riscv";
23             device_type = "cpu";
24             reg = <0>;
             riscv,isa = "rv32ima";

```

```

25     mmu-type = "riscv,sv32";
26     clock-frequency = <50000000>;
27   };
28 };
29
30 memory@40000000 {
31   device_type = "memory";
32   reg = <0x40000000 0x8000000>; /* 128 MB */
33 };
34
35 soc {
36   #address-cells = <1>;
37   #size-cells = <1>;
38   compatible = "simple-bus";
39   ranges;
40
41   uart0: serial@f0001000 {
42     compatible = "litex,liteuart";
43     reg = <0xf0001000 0x100>;
44     interrupts = <1>;
45   };
46
47   spi0: spi@f0005800 {
48     compatible = "litex,litespi";
49     reg = <0xf0005800 0x100>;
50     #address-cells = <1>;
51     #size-cells = <0>;
52
53     mmc-slot@0 {
54       compatible = "mmc-spi-slot";
55       reg = <0>;
56       spi-max-frequency = <25000000>;
57     };
58   };
59 };
60 };

```

Listing 6.22: Device Tree Excerpt (rv32.dts)

To decompile and inspect the DTB:

```

1 # Decompile binary DTB to readable DTS
2 dtc -I dtb -O dts images/rv32.dtb -o rv32.dts
3
4 # View the decompiled device tree
5 less rv32.dts

```

Listing 6.23: Inspect Device Tree

6.10 Generate Boot Configuration

Generate boot.json file:

```
1 python3 make.py --board=nexys4ddr --json
```

Listing 6.24: Generate Boot Config

The boot.json file tells the BIOS where to load each file in memory:

```
1 {
2     "Image": {
3         "addr": "0x40000000",
4         "file": "Image"
5     },
6     "rv32.dtb": {
7         "addr": "0x40ef0000",
8         "file": "rv32.dtb"
9     },
10    "rootfs.cpio": {
11        "addr": "0x41000000",
12        "file": "rootfs.cpio"
13    },
14    "opensbi.bin": {
15        "addr": "0x40f00000",
16        "file": "opensbi.bin",
17        "exec": true
18    }
19 }
```

Listing 6.25: boot.json Contents

6.11 Prepare SD Card

6.11.1 Format SD Card

Format the SD card as FAT32:

```
1 # Identify SD card device (usually /dev/sdb or /dev/mmcblk0)
2 lsblk
3
4 # Create partition and format (replace sdX with your device)
5 sudo fdisk /dev/sdX
6 # Press: n, p, 1, Enter, Enter, t, c, w
7
8 sudo mkfs.vfat -F 32 /dev/sdX1
```

Listing 6.26: Format SD Card

6.11.2 Copy Boot Files

Mount and copy files:

```
1 sudo mount /dev/sdX1 /mnt
2
3 # Copy from buildroot output
4 sudo cp buildroot/output/images/Image /mnt/
5 sudo cp buildroot/output/images/rootfs.cpio /mnt/
6 sudo cp buildroot/output/images/opensbi.bin /mnt/
7
8 # Copy device tree and boot config
9 sudo cp images/rv32.dtb /mnt/
10 sudo cp images/boot.json /mnt/
11
12 # Unmount
13 sudo umount /mnt
```

Listing 6.27: Copy Files to SD Card

Final SD card contents:

- boot.json (1 KB)
- Image (8.4 MB)
- rv32.dtb (3 KB)
- rootfs.cpio (4.3 MB)
- opensbi.bin (257 KB)

6.12 Program FPGA

6.12.1 Connect Hardware

1. Connect Nexys A7 to computer via USB cable.
2. Insert SD card into Nexys A7 slot.
3. Power on the board.

6.12.2 Load Bitstream

Using Vivado Hardware Manager:

1. Open Vivado.

2. Click “Open Hardware Manager”.
3. Click “Auto Connect”.
4. Right-click device, select “Program Device”.
5. Select build/nexys4ddr/gateware/nexys4ddr.bit.
6. Click “Program”.

Alternatively, use command line:

```
1 openocd -f board/digilent_nexys4ddr.cfg \
2     -c "init; pld load 0 build/nexys4ddr/gateware/nexys4ddr.bit; exit"
```

Listing 6.28: Program FPGA via Command Line

6.13 Connect Serial Console

6.13.1 Find Serial Port

On Linux:

```
1 ls /dev/ttyUSB*
2 # Usually /dev/ttyUSB0 or /dev/ttyUSB1
```

Listing 6.29: Find Serial Port

On Windows, check Device Manager for COM port number.

6.13.2 Configure Terminal

Use PuTTY or similar terminal program with settings:

Table 6.7: Serial Port Settings

Parameter	Value
Port	COM3 (or /dev/ttyUSB0)
Baud Rate	115200
Data Bits	8
Stop Bits	1
Parity	None
Flow Control	None

6.14 Boot Linux

After programming the FPGA and connecting the serial console:

1. Reset the board (press CPU RESET button or power cycle).
2. Watch boot messages in terminal.
3. Wait for login prompt.
4. Log in as “root” (no password).

Boot time is approximately 11 seconds.

Chapter 7

Results

7.1 System Specifications

The completed system has the following specifications:

Table 7.1: Final System Specifications

Parameter	Value
CPU Architecture	RISC-V RV32IMA
CPU Frequency	50 MHz
CPU Pipeline	5-stage
MMU	Sv32 (32-bit virtual memory)
RAM	128 MB DDR2
RAM Speed	200 MT/s
Write Bandwidth	81.7 MB/s
Read Bandwidth	40.4 MB/s
Boot Time	11 seconds
Free Memory (after boot)	106 MB

7.2 Boot Log Analysis

The complete boot sequence produces the following output (abbreviated):

```
1          _____      _____
2         /  /  (__)  /_____|  | /_/
3        /  /__/_/  _/_/ -_)>  <
4        /____/_/\_\_\_\_/_/|_|
5
6 BIOS CRC passed (241a7e3a)
7 LiteX git shal: 10c52e742
8
9 ===== SoC =====
10 CPU:          VexRiscv SMP-LINUX @ 50MHz
11 SDRAM:        128.0MiB 16-bit @ 200MT/s
12
13 Memtest OK
14 Memspeed: Write: 81.7MiB/s, Read: 40.4MiB/s
```

```

15
16===== Boot =====
17Booting from SDCard in SPI-Mode...
18Copying Image to 0x40000000...
19Copying opensbi.bin to 0x40f00000...
20Executing booted program at 0x40f00000
21
22===== Liftoff! =====
23
24OpenSBI v1.3
25Platform Name: LiteX / VexRiscv-SMP
26Boot HART Base ISA: rv32ima
27
28[0.000000] Linux version 6.9.0
29[0.000000] Machine model: digilent_nexys4ddr
30[0.000000] Memory: 112248K/131072K available
31
32Welcome to Buildroot
33buildroot login: root
34
35root@buildroot:~#

```

Listing 7.1: Boot Log (Abbreviated)

7.3 System Functionality

7.3.1 CPU Information

```

1root@buildroot:~# cat /proc/cpuinfo
2processor      : 0
3hart          : 0
4isa           : rv32ima
5mmu           : sv32

```

Listing 7.2: CPU Information

7.3.2 Memory Information

```

1root@buildroot:~# free -h
2              total        used        free     shared  buff/cache   available
3Mem:       117.9M      5.8M    106.3M    20.0K      5.8M      104.5M
4Swap:          0          0          0

```

Listing 7.3: Memory Information

7.3.3 System Information

```
1 root@buildroot:~# uname -a
2 Linux buildroot 6.9.0 #1 SMP Wed Dec 17 16:58:50 PKT 2025 riscv32 GNU/Linux
```

Listing 7.4: System Information

7.3.4 Storage Information

```
1 root@buildroot:~# ls /dev/mmcblk*
2 /dev/mmcblk0
3 /dev/mmcblk0p1
```

Listing 7.5: Storage Devices

7.4 Running User Programs

7.4.1 Shell Scripts

Shell scripts execute successfully:

```
1 root@buildroot:~# cat << 'EOF' > /tmp/hello.sh
2 #!/bin/sh
3 echo "Hello from RISC-V!"
4 EOF
5 root@buildroot:~# chmod +x /tmp/hello.sh
6 root@buildroot:~# /tmp/hello.sh
7 Hello from RISC-V!
```

Listing 7.6: Shell Script Execution

7.4.2 Compiled C Programs

C programs can be cross-compiled and executed:

```
1 #include <stdio.h>
2
3 long factorial(int n) {
4     if (n <= 1) return 1;
5     return n * factorial(n - 1);
6 }
7
8 int main() {
9     printf("Factorial Calculator on RISC-V\n");
10    for (int i = 1; i <= 10; i++) {
```

```

11     printf("%2d! = %ld\n", i, factorial(i));
12 }
13 return 0;
14 }
```

Listing 7.7: Factorial Program (factorial.c)

Cross-compile and run:

```

1 # On host machine:
2 riscv32-buildroot-linux-gnu-gcc -o factorial factorial.c
3
4 # Copy to SD card, then on FPGA:
5 root@buildroot:~# mount /dev/mmcblk0p1 /mnt
6 root@buildroot:~# /mnt/factorial
7 Factorial Calculator on RISC-V
8 1! = 1
9 2! = 2
10 3! = 6
11 ...
12 10! = 3628800
```

Listing 7.8: Cross-compile and Execute

7.5 Performance Comparison

Table 7.2: Performance Comparison

Metric	This Project	Raspberry Pi 4	Intel i7
Clock Speed	50 MHz	1.5 GHz	4.0 GHz
Architecture	RV32IMA	ARM64	x86-64
RAM	128 MB	4 GB	16 GB
Boot Time	11 s	20 s	15 s
BogoMIPS	100	108	8000

While our system is slower than commercial processors, it demonstrates full functionality. The low clock speed is due to FPGA implementation overhead. An ASIC implementation would achieve higher frequencies.

Chapter 8

Challenges and Solutions

This chapter documents problems encountered during development and their solutions.

8.1 Hardware Challenges

8.1.1 Challenge: Garbled Serial Output

Problem: Initial UART output showed garbled characters instead of readable text.

Symptoms:

```
1 @D!@D @D@DDDD (L (DDDDT (DD
```

Cause: Baud rate mismatch between FPGA UART and host terminal.

Solution: Configure terminal to 115200 baud. The LiteX default is 115200 baud. Some configurations use 1000000 baud (1 Mbaud).

```
1 Connection type: Serial
2 Serial line: COM3
3 Speed: 115200
4 Data bits: 8
5 Stop bits: 1
6 Parity: None
7 Flow control: None
```

Listing 8.1: Correct PuTTY Settings

8.1.2 Challenge: DDR2 Initialization Failure

Problem: Memory test failed with errors during BIOS startup.

Symptoms:

```
1 Memtest at 0x40000000 (2.0MiB)...
2   Write: 0x40000000-0x40200000 2.0MiB
3   Read: 0x40000000-0x40200000 2.0MiB
4 Memtest FAILED!
```

Cause: Read leveling calibration failed due to signal integrity issues.

Solution:

1. Ensure stable power supply to board.
2. Check that all jumpers are correctly set.
3. Rebuild with different timing parameters if needed.

8.1.3 Challenge: FPGA Resource Exhaustion

Problem: Synthesis failed due to insufficient FPGA resources.

Cause: Attempting to enable too many features (Ethernet, multiple cores).

Solution: Reduce feature set. Disable Ethernet for initial testing. Use single CPU core. The final configuration uses approximately 31% of LUTs.

8.2 Software Challenges

8.2.1 Challenge: Kernel Panic on Boot

Problem: Linux kernel panicked immediately after starting.

Symptoms:

```
1 Kernel panic - not syncing: VFS: Unable to mount root fs
```

Cause: Root filesystem not loaded to correct address, or wrong format.

Solution:

1. Verify boot.json has correct addresses.
2. Ensure rootfs.cpio is in uncompressed CPIO format.
3. Check kernel command line: `root=/dev/ram0`

8.2.2 Challenge: Initramfs Unpacking Warning

Problem: Kernel printed warning about initramfs.

Symptoms:

```
1 Initramfs unpacking failed: invalid magic at start of compressed archive
```

Cause: Kernel expected gzip-compressed initramfs but received uncompressed.

Solution: This is a warning, not an error. The kernel falls back to uncompressed mode and continues booting successfully. To eliminate the warning, either:

- Compress rootfs.cpio with gzip.
- Configure kernel to expect uncompressed initramfs.

8.2.3 Challenge: SD Card Not Detected

Problem: BIOS could not find boot files on SD card.

Symptoms:

- ```
1 Booting from SDCard in SPI-Mode...
2 SDCard boot failed.
```

**Causes and Solutions:**

1. **SD card not formatted as FAT32:** Reformat with FAT32 filesystem.
2. **Files in subdirectory:** Files must be in root directory.
3. **SD card not fully inserted:** Reinsert card.
4. **Card incompatibility:** Try different SD card (some high-speed cards have issues with SPI mode).

### 8.2.4 Challenge: Device Tree Mismatch

**Problem:** Linux kernel could not find expected devices.

**Symptoms:** Missing /dev entries, driver errors in boot log.

**Cause:** Device tree generated for different SoC configuration.

**Solution:** Regenerate device tree after any SoC configuration change:

- ```
1 python3 make.py --board=nexys4ddr --dtb
```

Copy new rv32.dtb to SD card.

8.3 Build System Challenges

8.3.1 Challenge: Vivado License Error

Problem: Vivado refused to run synthesis.

Cause: Vivado license not configured or expired.

Solution: The free WebPACK license supports Artix-7 devices. Obtain license from Xilinx website and configure XILINXD_LICENSE_FILE environment variable.

8.3.2 Challenge: Python Package Conflicts

Problem: LiteX installation failed with dependency errors.

Solution: Use virtual environment:

```

1 python3 -m venv litex-env
2 source litex-env/bin/activate
3 ./litex_setup.py --init --install

```

8.3.3 Challenge: Buildroot Build Failure

Problem: Buildroot compilation failed with cryptic errors.

Common Solutions:

1. Clean build: make clean && make
2. Check disk space: Buildroot needs 15 GB.
3. Check RAM: Large parallel builds need 8+ GB RAM.
4. Update packages: sudo apt update && sudo apt upgrade

8.4 Summary of Key Solutions

Table 8.1: Summary of Common Issues

Issue	Cause	Solution
Garbled serial output	Baud rate mismatch	Set terminal to 115200 baud
Memory test failure	Power/signal issues	Check power, rebuild
Kernel panic (VFS)	Wrong rootfs address	Check boot.json
SD card not found	FAT32 format issue	Reformat SD card
Missing /dev entries	Stale device tree	Regenerate DTB
Build failures	Disk/RAM shortage	Free space, reduce -j

8.5 Troubleshooting Decision Tree

Use this decision tree when reproduction fails:

```

1 START: Does the FPGA program successfully?
2 |
3 +-- NO --> Check Vivado for synthesis errors
4 |           Check USB cable connection
5 |           Verify board is powered
6 |
7 +-- YES --> Does the terminal show ANY output?
8 |
9 +-- NO --> Check baud rate (115200)

```

```

10          |           Check COM port number
11          |           Check serial cable
12          |           Try different terminal program
13          |
14      +-- YES --> Is the output garbled?
15          |
16          +-- YES --> Baud rate is wrong
17          |           Set exactly 115200-8-N-1
18          |
19      +-- NO --> Does BIOS show "Memtest OK"?
20          |
21          +-- NO --> DDR2 calibration failed
22          |           Check power supply
23          |           Rebuild hardware
24          |
25      +-- YES --> Does it find SD card?
26          |
27          +-- NO --> FAT32 format?
28          |           Files in root?
29          |           Try another
30
card
31          |
32          +-- YES --> Does kernel
33          start?
34          |
35          +-- NO -->
36
Check boot.json
37          |
38
Regenerate DTB
39          |
40
Shell prompt?
41          |
42
43      +-- NO --> Check rootfs
44          |
45
46      +-- YES --> SUCCESS!

```

Listing 8.2: Troubleshooting Decision Tree

8.6 Repository Directory Structure

After a successful build, your directory structure should look like this:

```
1 linux-on-litex-vexriscv/
```

```

2 | -- make.py                                # Main build script
3 | -- litex_setup.py                         # LiteX installer
4 | -- README.md
5 |
6 | -- build/
7 |   '-- nexys4ddr/
8 |     |-- gateware/
9 |       |-- nexys4ddr.bit      # FPGA bitstream (3.8 MB)
10 |      |-- nexys4ddr.v       # Generated Verilog
11 |      '-- nexys4ddr.xdc    # Constraints
12 |     |-- software/
13 |       '-- bios/
14 |         '-- bios.bin      # BIOS firmware
15 |       '-- csr.json        # CSR definitions
16 |
17 | -- buildroot/
18 |   |-- Makefile
19 |   |-- configs/
20 |     '-- litex_vexriscv_defconfig
21 |   |-- output/
22 |     |-- build/
23 |       '-- linux-6.9/       # Kernel source
24 |       |-- host/
25 |         '-- bin/          # Cross-compiler
26 |           '-- riscv32-buildroot-linux-gnu-gcc
27 |       '-- images/
28 |         |-- Image          # Kernel (8.4 MB)
29 |         |-- rootfs.cpio    # Root FS (4.3 MB)
30 |         '-- opensbi.bin   # OpenSBI (257 KB)
31 |
32 '-- images/
33   |-- rv32.dtb                           # Device tree (3 KB)
34   |-- boot.json                          # Boot configuration
35   '-- Image -> ../buildroot/output/images/Image
36
37 SD Card Root Directory (FAT32):
38 /
39 |-- Image      # Copy from buildroot/output/images/
40 |-- rootfs.cpio # Copy from buildroot/output/images/
41 |-- opensbi.bin # Copy from buildroot/output/images/
42 |-- rv32.dtb   # Copy from images/
43 '-- boot.json  # Copy from images/

```

Listing 8.3: Expected Directory Structure

8.7 Performance Measurement Methodology

This section describes how the reported performance numbers were measured.

8.7.1 Boot Time Measurement

Method: Measured from FPGA configuration complete to shell prompt.

```

1 # Using timestamps in boot log:
2 # Start: First BIOS output after programming
3 # End: "buildroot login:" prompt appears
4
5 # Measured 5 consecutive boots, took median value
6 # Results: 10.8s, 11.1s, 11.0s, 11.2s, 10.9s
7 # Median: 11.0 seconds

```

Listing 8.4: Boot Time Measurement

8.7.2 Memory Bandwidth Measurement

Method: BIOS memtest reports bandwidth during startup.

```

1 Memtest at 0x40000000 (2.0MiB)...
2   Write: 0x40000000-0x40200000 2.0MiB
3     at 81.7 MiB/s    # <-- Write bandwidth
4   Read: 0x40000000-0x40200000 2.0MiB
5     at 40.4 MiB/s    # <-- Read bandwidth

```

Listing 8.5: Memory Bandwidth from BIOS

8.7.3 FPGA Utilization

Method: Read from Vivado Implementation Report.

```

1 # After implementation, open report:
2 # Vivado -> Reports -> Report Utilization
3
4 # Or from command line:
5 grep "Slice LUTs" build/nexys4ddr/gateware/vivado.log

```

Listing 8.6: Obtain FPGA Utilization

8.8 External Validation Reference

To validate your build against a known-good reference, compare your boot log to the official LiteX example:

Reference Boot Log: <https://github.com/litex-hub/linux-on-litex-vexriscv/wiki/Boot-Log>

Key Checkpoints to Verify:

1. BIOS CRC check passes.
2. DDR2 memory test passes with similar bandwidth.
3. OpenSBI version matches (v1.3).
4. Linux kernel version matches.
5. Shell prompt appears.

LiteX Community Support: If reproduction fails, ask for help at:

- GitHub Issues: <https://github.com/litex-hub/linux-on-litex-vexriscv/issues>
- LiteX Mailing List: litex@enjoy-digital.fr

Chapter 9

Conclusion and Future Work

9.1 Summary

This project successfully implemented a complete Linux-capable computer system on an FPGA. Starting from open-source components, we built a System-on-Chip containing a RISC-V processor, memory controller, and essential peripherals. The system boots Linux 6.9.0 and provides a functional Unix environment.

Key achievements include:

1. Synthesis of a 5-stage pipelined RISC-V CPU at 50 MHz.
2. Integration of 128 MB DDR2 RAM with 81.7 MB/s write bandwidth.
3. Successful Linux boot in 11 seconds.
4. Execution of shell scripts and compiled C programs.
5. Comprehensive documentation for reproducibility.

9.2 Learning Outcomes

Through this project, we gained understanding of:

- Computer architecture from gates to operating system.
- FPGA design flow and synthesis tools.
- RISC-V instruction set architecture.
- Linux kernel internals and boot process.
- Embedded system development practices.

These skills are valuable for careers in chip design, embedded systems, and computer architecture research.

9.3 Future Work

Several enhancements could extend this project:

9.3.1 Performance Improvements

- Increase clock frequency through timing optimization.
- Add larger caches for better memory performance.
- Implement out-of-order execution for higher IPC.

9.3.2 Feature Additions

- Enable Ethernet for network connectivity.
- Add VGA framebuffer for graphical output.
- Support multiple CPU cores for parallel processing.
- Add USB host controller for keyboard/mouse.

9.3.3 Application Development

- Implement custom instructions for specific applications.
- Build domain-specific accelerators (AI, cryptography, bioinformatics).
- Create hardware security modules.
- Develop educational demonstrations.

9.3.4 Research Directions

- Hardware-software co-design for bioinformatics algorithms.
- Side-channel attack analysis and countermeasures.
- Novel cache architectures for embedded systems.
- Energy-efficient processor design.

9.4 Broader Impact

This project demonstrates that open-source hardware is viable for complete systems. The RISC-V ecosystem enables:

- **Education:** Students can learn computer architecture hands-on.
- **Research:** Researchers can modify processors for experiments.
- **Industry:** Companies can build custom chips without licensing fees.
- **Security:** Auditable hardware reduces hidden vulnerabilities.
- **Sovereignty:** Countries can develop domestic chip capabilities.

9.5 Final Remarks

We started as students who wondered how computers actually work. This project answered that question completely. We now understand every layer from transistors to applications.

The skills gained extend beyond this specific implementation. The ability to design custom hardware, optimize systems at all levels, and integrate complex components is valuable in many fields.

We encourage others to reproduce this project and extend it in new directions. All tools and documentation are freely available. The only requirement is curiosity and persistence.

Bibliography

- [1] A. Waterman and K. Asanović, “The RISC-V Instruction Set Manual, Volume I: User-Level ISA,” Document Version 20191213, RISC-V Foundation, December 2019.
- [2] A. Waterman and K. Asanović, “The RISC-V Instruction Set Manual, Volume II: Privileged Architecture,” Document Version 20211203, RISC-V Foundation, December 2021.
- [3] C. Pajerek (SpinalHDL), “VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation,” GitHub Repository, Available: <https://github.com/SpinalHDL/VexRiscv>
- [4] Enjoy-Digital, “LiteX: Build your hardware, easily!” GitHub Repository, Available: <https://github.com/enjoy-digital/litex>
- [5] Linux Kernel Documentation, “RISC-V architecture support,” Available: <https://docs.kernel.org/arch/riscv/index.html>
- [6] Buildroot Developers, “Buildroot: Making Embedded Linux Easy,” Available: <https://buildroot.org/>
- [7] RISC-V International, “OpenSBI: RISC-V Open Source Supervisor Binary Interface,” GitHub Repository, Available: <https://github.com/riscv-software-src/opensbi>
- [8] Digilent Inc., “Nexys A7 Reference Manual,” Available: <https://digilent.com/reference/programmable-logic/nexys-a7/>
- [9] Xilinx Inc., “Vivado Design Suite User Guide,” UG910, 2023.
- [10] Micron Technology, “DDR2 SDRAM Specification,” JEDEC Standard JESD79-2F, 2009.
- [11] D. Patterson and J. Hennessy, “Computer Organization and Design: The Hardware/Software Interface, RISC-V Edition,” Morgan Kaufmann, 2020.
- [12] R. Love, “Linux Kernel Development,” 3rd Edition, Addison-Wesley, 2010.

Appendix A

Command Reference

A.1 Complete Build Commands

```
1 # 1. Install prerequisites
2 sudo apt update
3 sudo apt install -y build-essential python3 python3-pip git \
4     flex bison libncurses-dev device-tree-compiler
5
6 # 2. Source Vivado
7 source /tools/Xilinx/Vivado/2023.2/settings64.sh
8
9 # 3. Clone repository
10 git clone https://github.com/litex-hub/linux-on-litex-vexriscv.git
11 cd linux-on-litex-vexriscv
12
13 # 4. Install LiteX
14 wget https://raw.githubusercontent.com/enjoy-digital/litex/master/
15     litex_setup.py
16 chmod +x litex_setup.py
17 ./litex_setup.py --init --install --user
18
19 # 5. Build hardware (45 minutes)
20 python3 make.py --board=nexys4ddr --build
21
22 # 6. Build software (30-60 minutes)
23 python3 make.py --board=nexys4ddr --buildroot
24 cd buildroot
25 make litex_vexriscv_defconfig
26 make -j$(nproc)
27 cd ..
28
29 # 7. Generate device tree and boot config
30 python3 make.py --board=nexys4ddr --dtb
31 python3 make.py --board=nexys4ddr --json
32
33 # 8. Prepare SD card
34 sudo mount /dev/sdX1 /mnt
35 sudo cp buildroot/output/images/Image /mnt/
```

```
35 sudo cp buildroot/output/images/rootfs.cpio /mnt/
36 sudo cp buildroot/output/images/opensbi.bin /mnt/
37 sudo cp images/rv32.dtb /mnt/
38 sudo cp images/boot.json /mnt/
39 sudo umount /mnt
40
41 # 9. Program FPGA (use Vivado Hardware Manager)
42
43 # 10. Connect serial: 115200 baud, 8N1
```

Listing A.1: Complete Build Process

Appendix B

File Listing

B.1 SD Card Contents

Table B.1: SD Card File Listing

File	Size	Description
boot.json	1 KB	Boot configuration
Image	8.4 MB	Linux kernel
rv32.dtb	3 KB	Device tree blob
rootfs.cpio	4.3 MB	Root filesystem
opensbi.bin	257 KB	OpenSBI firmware

B.2 Build Output Files

Table B.2: Key Build Output Files

Path	Description
build/nexys4ddr/gateware/nexys4ddr.bit	FPGA bitstream
build/nexys4ddr/gateware/nexys4ddr.v	Generated Verilog
build/nexys4ddr/software/bios/bios.bin	BIOS binary
buildroot/output/images/Image	Linux kernel
buildroot/output/images/rootfs.cpio	Root filesystem
buildroot/output/images/opensbi.bin	OpenSBI firmware
buildroot/output/host/bin/	Cross-compilation tools

Appendix C

Glossary

ASIC	Application-Specific Integrated Circuit
BIOS	Basic Input/Output System
BRAM	Block RAM
CLB	Configurable Logic Block
CLINT	Core Local Interruptor
CPU	Central Processing Unit
DDR	Double Data Rate
DTB	Device Tree Blob
FPGA	Field Programmable Gate Array
HDL	Hardware Description Language
ISA	Instruction Set Architecture
LUT	Look-Up Table
MMU	Memory Management Unit
PLIC	Platform-Level Interrupt Controller
RISC	Reduced Instruction Set Computer
SoC	System-on-Chip
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver-Transmitter
VFS	Virtual File System

Appendix D

Use of Artificial Intelligence

D.1 AI Assistance Disclosure

In accordance with academic integrity guidelines, we disclose that Artificial Intelligence (AI) tools were used during the preparation of this report. Specifically:

1. **Formatting Assistance:** AI was used to assist with document formatting, including LaTeX code structure, table formatting, and consistent styling throughout the report.
2. **Grammar and Language:** AI tools were employed to check and improve grammar, spelling, punctuation, and overall language clarity in the written content.
3. **Documentation Structure:** AI assisted in organizing the report structure and ensuring proper academic formatting standards were followed.

D.2 Original Work Statement

The following aspects of this project are entirely original work by the authors:

- All technical implementation, including hardware synthesis and software configuration.
- System design decisions and architectural choices.
- Troubleshooting, debugging, and problem-solving during development.
- Experimental results and performance measurements.
- Analysis and interpretation of results.

D.3 Tools Used

Table D.1: AI Tools Used in Report Preparation

Purpose	Tool
Formatting and Structure	Claude (Anthropic)
Grammar Checking	Claude (Anthropic)
LaTeX Code Improvements	Claude (Anthropic)