

32K x 8 LOW VOLTAGE CMOS STATIC RAM

FEATURES

- · High-speed access times:
 - -- 8, 10, 12, 15, 20 ns
- · Automatic power-down when chip is deselected
- CMOS low power operation
 - -- 345 mW (max.) operating
 - -- 7 mW (max.) CMOS standby
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- · Three-state outputs

DESCRIPTION


The *ICSI* IS61LV256 is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using *ICSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns maximum.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 50 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable ($\overline{\text{CE}}$). The active LOW Write Enable ($\overline{\text{WE}}$) controls both writing and reading of the memory.

The IS61LV256 is available in the JEDEC standard 28-pin, 300mil SOJ and the 8*13.4mm TSOP-1 package.


FUNCTIONAL BLOCK DIAGRAM




ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



PIN CONFIGURATION 28-Pin SOJ



PIN CONFIGURATION 8x13.4mm TSOP-1



PIN DESCRIPTIONS

| A0-A14 | Address Inputs |
|-----------|---------------------|
| CE | Chip Enable Input |
| ŌĒ | Output Enable Input |
| WE | Write Enable Input |
| 1/00-1/07 | Input/Output |
| Vcc | Power |
| GND | Ground |

TRUTH TABLE

| Mode | WE | CE | ŌĒ | I/O Operation | Vcc Current |
|---------------------------|----|----|----|---------------|-------------|
| Not Selected (Power-down) | Х | Н | Х | High-Z | ISB1, ISB2 |
| Output Disabled | Н | L | Н | High-Z | lcc |
| Read | Н | L | L | D оит | Icc |
| Write | L | L | Χ | Din | Icc |

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Parameter | | Value | Unit |
|--------|--------------------------------------|------|--------------|------|
| Vcc | Power Supply Voltage Relative to GND | | -0.5 to +4.6 | ٧ |
| VTERM | Terminal Voltage with Respect to GND | | -0.5 to +4.6 | V |
| TBIAS | Temperature Under Bias | Com. | -10 to +85 | °C |
| | | Ind. | -45 to +90 | |
| Тѕтс | Storage Temperature | | -65 to +150 | °C |
| Po | Power Dissipation | | 1 | W |
| Іоит | DC Output Current | | ±20 | mA |

Notes:

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



OPERATING RANGE

| Range | Ambient Temperature | Speed | Vcc |
|------------|---------------------|-----------|-----------------|
| Commercial | 0°C to +70°C | 8, 10, 12 | 3.3V, +10%, -5% |
| | | 15, 20 | 3.3V ± 10% |
| Industrial | -40°C to +85°C | All | 3.3V + 10%, -5% |

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter | Test Conditions | | Min. | Max. | Unit |
|--------|----------------------|--|--------------|----------|-----------|------|
| Vон | Output HIGH Voltage | Vcc = Min., IoH = -4.0 mA | | 2.4 | _ | V |
| Vol | Output LOW Voltage | Vcc = Min., loL = 8.0 mA | | _ | 0.4 | V |
| VIH | Input HIGH Voltage | | | 2.2 | Vcc + 0.3 | V |
| VIL | Input LOW Voltage(1) | | | -0.3 | 0.8 | V |
| lu | Input Leakage | GND ≤ V _{IN} ≤ V _{CC} | Com. Ind. | −1 −5 | 1 5 | μΑ |
| lLO | Output Leakage | $GND \leq Vout \leq Vcc, \ Outputs \ Disabled$ | Com. Ind. | –1 –5 | 1 5 | μΑ |

Notes:

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Sym. | Parameter | Test Conditions | | -8 ns Min. Max. | -10 ns Min. Max. | -12 ns Min. Max. | -15 ns Min. Max. | -20 ns Min. Max. | Unit |
|------|---|--|--------------|--------------------|---------------------|---------------------|---------------------|---------------------|------|
| Icc | Vcc Dynamic Operating Supply Current | Vcc = Max., \overline{CE} = VIL lout = 0 mA, f = fmax | Com. Ind. | - 120 - 130 | - 110 - 120 | - 100 - 110 | - 90 - 100 | - 80 - 90 | mA |
| ISB1 | TTL Standby Current (TTL Inputs) | $Vcc = Max.,$ $Vin = Vih \text{ or } Vil$ $\overline{CE} \ge Vih, f = 0$ | Com. Ind. | - 25 - 30 | - 25 - 30 | - 25 - 30 | - 25 - 30 | - 25 - 30 | mA |
| ISB2 | CMOS Standby Current (CMOS Inputs) | $\label{eq:control_control_control} \begin{split} & \frac{V\text{cc} = \text{Max.,}}{\text{CE}} \leq \text{Vcc} - 0.2\text{V,} \\ & \text{V}_{\text{IN}} > \text{Vcc} - 0.2\text{V, or} \\ & \text{V}_{\text{IN}} \leq 0.2\text{V, f} = 0 \end{split}$ | Com. Ind. | - 2 - 5 | - 2 - 5 | - 2 - 5 | - 2 - 5 | - 2 - 5 | mA |

Notes

CAPACITANCE^(1,2)

| Symbol | Parameter | Conditions | Max. | Unit |
|--------|--------------------|---------------|------|------|
| Cin | Input Capacitance | $V_{IN} = 0V$ | 6 | pF |
| Соит | Output Capacitance | Vout = 0V | 5 | pF |

Votes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: TA = 25°C, f = 1 MHz, Vcc = 3.3V.

^{1.} V_{IL} (min.) = -0.3V (DC); V_{IL} (min.) = -2.0V (pulse width \leq 2.0 ns). V_{IH} (max.) = V_{CC} + 0.5V (DC); V_{IH} (max.) = V_{CC} + 2.0V (pulse width \leq 2.0 ns).

^{2.} Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| | | -8 | ns | -10 | ns ns | -12 | 2 ns | -15 | 5 ns | -20 | ns | |
|----------------------------|---------------------|------|------|------|-------|------|------|------|------|------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| trc | Read Cycle Time | 8 | _ | 10 | - | 12 | _ | 15 | _ | 20 | _ | ns |
| t AA | Address Access Time | _ | 8 | _ | 10 | _ | 12 | _ | 15 | _ | 20 | ns |
| t oha | Output Hold Time | 2 | _ | 2 | _ | 2 | _ | 2 | _ | 2 | _ | ns |
| tace | CE Access Time | _ | 8 | _ | 10 | _ | 12 | _ | 15 | _ | 20 | ns |
| tDOE | OE Access Time | _ | 4 | _ | 5 | _ | 6 | _ | 7 | _ | 8 | ns |
| tLZOE ⁽²⁾ | OE to Low-Z Output | 0 | _ | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |
| thzoe(2) | OE to High-Z Output | _ | 4 | _ | 5 | _ | 5 | _ | 6 | _ | 6 | ns |
| tLZCE ⁽²⁾ | CE to Low-Z Output | 3 | _ | 3 | _ | 3 | _ | 3 | _ | 3 | _ | ns |
| thzce ⁽²⁾ | CE to High-Z Output | _ | 4 | _ | 5 | _ | 6 | _ | 7 | _ | 7 | ns |
| t PU ⁽³⁾ | CE to Power-Up | 0 | _ | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |
| t PD ⁽⁴⁾ | CE to Power-Down | _ | 8 | _ | 10 | _ | 12 | _ | 15 | _ | 20 | ns |


Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

AC TEST CONDITIONS

| Parameter | Unit |
|--|---------------------|
| Input Pulse Level | 0V to 3.0V |
| Input Rise and Fall Times | 3 ns |
| Input and Output Timing and Reference Levels | 1.5V |
| Output Load | See Figures 1 and 2 |

AC TEST LOADS



30 pF $\stackrel{+}{=}$ $\stackrel{>}{=}$ 353 Ω cluding jig and scope $\stackrel{+}{=}$ $\stackrel{=}{=}$ Figure 1.





Figure 2.




AC WAVEFORMS

READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2(1,3)



- Notes:
 1. WE is HIGH for a Read Cycle.
 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


| Symbol | Parameter | -8 Min. | ns Max. | -10 Min. | | -12 Min. | ns Max. | | ns Max. | -20 Min. | ns Max. | Unit |
|----------------------|---------------------------------|------------|------------|-------------|---|-------------|------------|----|------------|-------------|------------|------|
| twc | Write Cycle Time | 8 | _ | 10 | _ | 12 | _ | 15 | _ | 20 | _ | ns |
| tsce | CE to Write End | 7 | _ | 8 | _ | 8 | _ | 10 | _ | 12 | _ | ns |
| taw | Address Setup Time to Write End | 7 | - | 8 | _ | 8 | _ | 10 | _ | 12 | _ | ns |
| t HA | Address Hold from Write End | 0 | _ | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |
| t sa | Address Setup Time | 0 | _ | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |
| tpwe1 | WE Pulse Width(OE High) | 7 | _ | 10 | _ | 12 | _ | 15 | _ | 20 | _ | ns |
| tpwe2 | WE Pulse Width(OE Low) | 6.5 | _ | 7 | _ | 8 | _ | 10 | _ | 12 | _ | ns |
| tsd | Data Setup to Write End | 4.5 | _ | 5 | _ | 6 | _ | 7 | _ | 10 | _ | ns |
| thd | Data Hold from Write End | 0 | _ | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |
| thzwe ⁽³⁾ | WE LOW to High-Z Output | _ | 3.5 | _ | 4 | _ | 6 | _ | 7 | _ | 7 | ns |
| tLZWE ⁽³⁾ | WE HIGH to Low-Z Output | 0 | _ | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


AC WAVEFORMS

WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)






WRITE CYCLE NO. 2 (WE Controlled, OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (WE Controlled, OE is LOW During Write Cycle) (1)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

| Speed (ns) | Order Part No. | Package |
|------------|--------------------------------|-------------------------------|
| 8 | IS61LV256-8T IS61LV256-8J | 8*13.4mm TSOP-1 300mil SOJ |
| 10 | IS61LV256-10T IS61LV256-10J | 8*13.4mm TSOP-1 300mil SOJ |
| 12 | IS61LV256-12T IS61LV256-12J | 8*13.4mm TSOP-1 300mil SOJ |
| 15 | IS61LV256-15T IS61LV256-15J | 8*13.4mm TSOP-1 300mil SOJ |
| 20 | IS61LV256-15T IS61LV256-20J | 8*13.4mm TSOP-1 300mil SOJ |

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

| Speed (ns) | Order Part No. | Package |
|------------|----------------------------------|-------------------------------|
| 8 | IS61LV256-8TI IS61LV256-8JI | 8*13.4mm TSOP-1 300mil SOJ |
| 10 | IS61LV256-10TI IS61LV256-10JI | 8*13.4mm TSOP-1 300mil SOJ |
| 12 | IS61LV256-12TI IS61LV256-12JI | 8*13.4mm TSOP-1 300mil SOJ |
| 15 | IS61LV256-15TI IS61LV256-15JI | 8*13.4mm TSOP-1 300mil SOJ |
| 20 | IS61LV256-20TI IS61LV256-20JI | 8*13.4mm TSOP-1 300mil SOJ |



Integrated Circuit Solution Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140 FAX: 886-2-26962252

http://www.icsi.com.tw

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.