

3.3V CMOS 16-BIT BUS TRANSCEIVER/REGISTER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

FEATURES:

- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4 w typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- · Supports hot insertion
- Available in SSOP and TSSOP packages

DRIVE FEATURES:

- · High Output Drivers: ±24mA
- · Reduced system switching noise

APPLICATIONS:

- · 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems


DESCRIPTION:

The LVC16646A 16-bit bus transceiver/register is built using advanced dual metal CMOS technology. This high-speed, low power device is organized as two independent 8-bit D-type transceivers with 3-state D-type registers. The control circuitry is organized for multiplexed transmission of data between the A bus and B bus either directly or from the internal storage registers. Each 8-bit transceiver/register features direction control (DIR), over-riding Output Enable control (\overline{OE}) and Select lines (SAB and SBA) to select either real-time data or stored data. Separate clock inputs are provided for A and B port registers. Data on the A or B data bus, or both, can be stored in the internal registers by the low-to-high transitions at the appropriate clock pins. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.


The LVC16646A has been designed with a ± 24 mA output driver. The driver is capable of driving a moderate to heavy load while maintaining speed performance.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



SSOP/ TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-50 to +50	mA
lik lok	Continuous Clamp Current, VI < 0 or Vo < 0	– 50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
CI/O	I/O Port Capacitance	VIN = 0V	6.5	8	pF

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names Description	
хАх	Data Register A Inputs
	Data Register B 3-State Outputs
хВх	Data Register B Inputs
	Data Register A 3-State Outputs
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Output Data Source Select Inputs
xŌĒ	Output Enable Inputs
xDIR	Direction Control Inputs

FUNCTION TABLE(1)

Inputs					Data	1/O ⁽²⁾		
хŌĒ	xDIR	xCLKAB	xCLKBA	xSAB	xSBA	хАх	хВх	Operation or Function
Х	Х	↑	Χ	Χ	Х	Input	Unspecified ⁽²⁾	Store A, B unspecified ⁽²⁾
Х	Χ	Χ	↑	Χ	Х	Unspecified ⁽²⁾	Input	Store B, A unspecified ⁽²⁾
Н	Χ	↑	↑	Χ	Х	Input	Input	Store A and B data
Н	Χ	H or L	H or L	Χ	Χ	Input	Input	Isolation, hold storage
L	L	Х	Χ	Х	L	Output	Input	Real time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Χ	L	Х	Input	Output	Real time A data to B bus
L	Н	H or L	Χ	Н	Х	Input	Output	Stored A data to B bus

NOTES:

- 1. H = HIGH Voltage Level
 - X = Don't Care
 - L = LOW Voltage Level
 - ↑ = LOW-to-HIGH transition
- 2. The data output functions may be enabled or disabled by various signals at the xOE or xDIR inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE


Following Conditions Apply Unless Otherwise Specified:


Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$


Symbol	Parameter	Test	Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
Іін	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	-	_	±5	μΑ
lıl							
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μΑ
lozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	$VCC = 0V$, $VIN or VO \le 5.5V$	I	_	_	±50	μΑ
Vik	Clamp Diode Voltage	VCC = 2.3V, IIN = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL	Quiescent Power Supply Current	VCC = 3.6V	VIN = GND or VCC	_	_	10	μΑ
Iссн Iссz			$3.6 \le VIN \le 5.5V^{(2)}$	+ _	 	10	
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		_	_	500	μΑ


NOTES

- 1. Typical values are at Vcc = 3.3V, +25°C ambient.
- 2. This applies in the disabled state only.









NOTE:

1. Cannot transfer data to A Bus and B Bus simultaneously.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Con	ditions ⁽¹⁾	Min.	Max.	Unit
Voн	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	Iон = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V		2.4	_	
		Vcc = 3V	IOH = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		VCC = 3V	IoL = 24mA	_	0.55	

NOTE:

OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, TA = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Transceiver Outputs enabled	CL = 0pF, f = 10Mhz	60	pF
CPD	Power Dissipation Capacitance per Transceiver Outputs disabled		12	

^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

SWITCHING CHARACTERISTICS(1)

		Vcc	= 2.7V	Vcc = 3.3	V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
fMAX		150	_	150	_	MHz
t PLH	Propagation Delay	_	6.8	1.3	5.7	ns
t PHL	xAx to xBx or xBx to xAx					
t PLH	Propagation Delay	_	7.9	1.8	6.7	ns
t PHL	CLKBA to xAx, CLKAB to xBx					
t PLH	Propagation Delay	_	9.2	1.7	7.7	ns
t PHL	xSBA or xSAB to xAx or xBx					
t PZH	Output Enable Time		8.5	1.3	6.9	ns
t PZL	x OE to xAx or Bx					
t PZH	Output Enable Time		8.5	1.4	7.2	ns
tpzl	xDIR to xAx or Bx					
t PHZ	Output Disable Time	_	7.7	2.1	6.9	ns
tPLZ	xOE to xAx or Bx					
t PHZ	Output Disable Time	_	7.8	2	7	ns
tplz	xDIR to xAx or Bx					
tsu	Set-up Time HIGH or LOW	3.2	-	2.9	_	ns
	xAx or xBx before CLKAB↑ or CLKBA↑					
t H	Hold Time HIGH or LOW	_	_	0.3	_	ns
	xAx or xBx after CLKAB↑ or CLKBA↑					
tw	Clock Pulse Width HIGH or LOW	3.3	_	3.3	_	ns
tsk(o)	Output Skew ⁽²⁾		_	_	500	ps


NOTES:

- 1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to $+85^{\circ}$ C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc ⁽¹⁾ = 2.7V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
VIH	2.7	2.7	Vcc	V
VT	1.5	1.5	Vcc / 2	V
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz: tF \leq 2.5ns: tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	VLOAD
Disable High Enable High	GND
All Other Tests	Open




tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|


Output Skew - tsk(x)

NOTES:

- For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



LVC Link

ORDERING INFORMATION





2975 Stender Way Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459 This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.