INTEGRATED CIRCUITS

DATA SHEET

74LVC161

Presettable synchronous 4-bit binary counter; asynchronous reset

Product specification Supersedes data of 1996 Aug 23 IC24 Data Handbook





Presettable synchronous 4-bit binary counter; asynchronous reset

74LVC161

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Asynchronous reset
- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive edge–triggered clock
- Output drive capability 50 Ω transmission lines @85°C

DESCRIPTION

The 74LVC161 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74LVC161 is a synchronous presettable binary counter which features an internal look-head carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q_0 to Q_3) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D₀ to D₃) to be loaded into the counter on the positive-going edge of the clock (provided that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET). A low level at the master reset input (MR) sets all four outputs of the flip-flops $(Q_0 \text{ to } Q_3)$ to LOW level regardless of the levels at CP, \overline{PE} , CET and CEP inputs (thus providing an asynchronous clear function).

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q₀. This pulse can be used to enable the next cascaded stage. The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:

$$f_{\text{max}} = \frac{1}{\text{tp}_{(\text{max})} (\text{CP to TC}) + t_{\text{SU}} (\text{CEP to CP})}$$

QUICK REFERENCE DATA

GND = 0V; T_{amb} = 25°C; T_{R} = $T_{F} \le$ 2.5ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay CP to Q _n CP to TC MR to Q _n MR to TC CET to TC	C _L = 50 pF V _{CC} = 3.3V	4.9 5.7 5.2 5.7 4.5	ns
f _{MAX}	maximum clock frequency		200	MHz
C _I	input capacitance		5.0	pF
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	39	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)

 $\begin{array}{l} P_D = C_{PD} \ x \ V_{CC}^2 \ x \ f_i + \Sigma \ (C_L \ x \ V_{CC}^2 \ x \ f_o \) \ where: \\ f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;} \\ f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;} \end{array}$

 Σ (C_L x V_{CC}² x f₀) = sum of the outputs 2. The condition is V₁ = GND to V_{CC}


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
16-Pin Plastic SO	-40°C to +85°C	74LVC161 D	74LVC161 D	SOT109-1
16-Pin Plastic SSOP Type II	–40°C to +85°C	74LVC161 DB	74LVC161 DB	SOT338-1
16-Pin Plastic TSSOP Type I	–40°C to +85°C	74LVC161 PW	74LVC161PW DH	SOT403-1


Presettable synchronous 4-bit binary counter; asynchronous reset

74LVC161

PIN CONFIGURATION




LOGIC SYMBOL



PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	MR	asynchronous master reset (active LOW)
2	СР	clock input (LOW-to-HIGH, edge-triggered)
3,4,5,6	D ₀ to D ₃	data inputs
7	CEP	count enable inputs
8	GND	ground (0V)
9	PE	parallel enable input (active LOW)
10	CET	count enable carry input
14,13,12,11	Q ₀ to Q ₃	flip-flop outputs
15	TC	terminal count output
16	V _{CC}	positive supply voltage


LOGIC SYMBOL (IEEE/IEC)




Presettable synchronous 4-bit binary counter; asynchronous reset

74LVC161

FUNCTIONAL DIAGRAM



STATE DIAGRAM



FUNCTION TABLE

OPERATING			INP	JTS			OUTPU	JTS
MODES	MR	СР	CEP	CET	PE	Dn	Qn	TC
Reset (clear)	L	Χ	Х	Х	Χ	Χ	L	L
Parallel load	H H	↑	X X	X X		l h	L H	L *
Count	Н	1	h	h	h	Χ	count	*
Hold (do nothing)	H H	X X	I X	X	h h	X X	q _n q _n	* L

NOTES:

The TC output is High when CET is High and the counter is at Terminal Count (HHHH)

Н

High voltage level
High voltage level one setup time prior to the Low-to-High h

clock transition

Low voltage level

Low voltage level one setup time prior to the Low-to-High clock transition


Lower case letters indicate the state of the referenced output one setup time prior to the Low-to-High clock

transition

Don't care

Low-to-High clock transition


TYPICAL TIMING SEQUENCE



Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen, zero, one, and two; inhibit

74LVC161

LOGIC DIAGRAM



Presettable synchronous 4-bit binary counter; asynchronous reset

74LVC161

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	ITS	UNIT
STMBOL	TANAMETER	CONDITIONS	MIN	MAX	ONIT
V _{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
\ vcc	DC supply voltage (for low-voltage applications)		1.2	3.6	v
VI	DC input voltage range		0	5.5	V
Vo	DC output voltage range		0	V _{CC}	V
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +6.5	V
I _{IK}	DC input diode current	V ₁ < 0	– 50	mA
VI	DC input voltage	Note 2	-0.5 to +5.5	V
I _{OK}	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA
V _O	DC output voltage	Note 2	–0.5 to V _{CC} +0.5	V
IO	DC output source or sink current	$V_O = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		± 100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Presettable synchronous 4-bit binary counter; asynchronous reset

74LVC161

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			L	IMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	40°C to ⋅	+85°C	UNIT
			MIN	TYP ¹	MAX	
V	HICH level leput voltage	V _{CC} = 1.2V	V _{CC}			
V _{IH}	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0			V
V	LOW level lanut veltage	V _{CC} = 1.2V			GND	V
V _{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6V			0.8	V
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} - 0.5			
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	LUCI Lloyal autout valtage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu A$	V _{CC} -0.2	V _{CC}] ,
V _{OH}	HIGH level output voltage	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} -0.6]
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} - 1.0			
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$			0.40	
V _{OL}	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		GND	0.20	\ \
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24mA$			0.55	
t _l	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V or GND		±0.1	±5	μА
I _{CC}	Quiescent supply current	$V_{CC} = 3.6V; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0$		0.1	10	μА
Δl _{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$; $I_O = 0$		5	500	μА

NOTES:

^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

Presettable synchronous 4-bit binary counter; asynchronous reset

74LVC161

AC CHARACTERISTICS

GND = 0 V; t_r = $t_f \leq$ 2.5 ns; C_L = 50 pF; R_L = 500 Ω ; T_{amb} = $-40^{\circ}C$ to +85 $^{\circ}C$

						LIMITS			
SYMBOL	PARAMETER	WAVEFORM	V _{CC}	= 3.3V ±0).3V	V _{CC} =	= 2.7V	V _{CC} = 1.2V	UNIT
			MIN	TYP ¹	MAX	MIN	MAX	TYP	1
t _{PHL} t _{PLH}	Propagation delay CP to Qn	1	-	4.9	8.0	-	9.0	24	ns
t _{PHL} t _{PLH}	Propagation delay CP to TC	1	-	5.7	9.5	-	11	28	ns
t _{PHL} t _{PLH}	Propagation delay CET to TC	2	-	4.5	7.8	-	8.8	22	ns
t _{PHL}	Propagation delay MR to Qn	3	-	5.2	9.0	_	10	28	ns
t _{PHL}	Propagation delay MR to TC	3	_	5.7	10	_	11	20	ns
t _W	Clock pulse width HIGH or LOW	1	4.0	1.2	-	5.0	_	-	ns
t _W	Master reset width LOW	3	3.0	1.6	-	4.0	_	_	ns
t _{rem}	Removal time MR to CP	3	0	-0.3	-	0	_	-	ns
t _{su}	Set-up time D _n to CP	4	2.5	1.0	-	3.0	_	-	ns
t _{su}	Set-up time PE to CP	4	3.0	1.2	-	3.5	-	-	ns
t _{su}	Set-up time CEP, CET to CP	5	5.0	2.1	-	5.5	_	-	ns
t _h	Hold time D _n , PE, CEP, CET to CP	4, 5	0	-1.7	-	0	-	-	ns
f _{max}	Maximum clock pulse frequency	1	125	200	-	110	-	-	MHz

NOTE:

^{1.} These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.


Presettable synchronous 4-bit binary counter; asynchronous reset

74LVC161


AC WAVEFORMS

 V_M = 1.5 V at $V_{CC} \ge 2.7$ V V_M = 0.5 • V_{CC} at $V_{CC} < 2.7$ V


 $V_{\mbox{\scriptsize OL}}$ and $V_{\mbox{\scriptsize OH}}$ are the typical output voltage drop that occur with the output load.




Waveform 1. Clock (CP) to outputs (Q_n, TC) propagation delays, the clock pulse width and the maximum clock frequency.




Waveform 2. Input (CET) to output (TC) propagation delays.



Waveform 3. Master reset (\overline{MR}) pulse width, the master reset to output (Q_n , TC) propagation delays and the master reset to clock (CP) removal times.




Waveform 4. Setup and hold times for the input (D_n) and parallel enable input (PE).



Waveform 5. CEP and CET setup and hold times.

TEST CIRCUIT




Waveform 6. Load circuitry for switching times.

74LVC161

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01		0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC EIAJ		PROJECTION	ISSUE DATE
SOT109-1	076E07S	MS-012AC			91-08-13 95-01-23

74LVC161

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



DIMENSIONS (mm are the original dimensions)

UN	IIT	A max.	A ₁	A ₂	A ₃	рb	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
m	m	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	N IEC JEDEC		EIAJ	PROJECTION	ISSUE DATE	
SOT338-1		MO-150AC			94-01-14 95-02-04	


74LVC161


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm


SOT403-1











DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bр	c	D ⁽¹⁾	E ⁽²⁾	Φ	HE	L	Lp	ø	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				-94-07-12- 95-04-04	

Presettable synchronous 4-bit binary counter; asynchronous reset

74LVC161

NOTES

Presettable synchronous 4-bit binary counter; asynchronous reset

74LVC161

DEFINITIONS						
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philip Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1998

All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04496

Let's make things better.

Philips Semiconductors





This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.