

D Flip Flops


Homework: verify that these designs are equivalent




The problem of synchronization




The D latch with a clock for enable




Clocked D Latch





Edge detector







The Clocked D Latch









Improvisations




Improvisations: Overriding the clock





A Clocked D Latch with Preset and Clear





The problem of synchronization




















Two Problems


- Analysis
- Design

Analysis of Sequential Circuits


• Steps :


Circuit diagram → Equations – State table → State diagram

Step 1: Circuit




Step 2: Equations





Step 3: State Transition Table




Input Equation:

$$D_A = A \oplus x \oplus y$$

State Equation:

$$A(t+1) = A \oplus x \oplus y$$

Step 4: State Transition Diagram



Input Equation:


$$D_A = A \oplus x \oplus y$$

State Equation:

$$A(t+1) = A \oplus x \oplus y$$



Present state	Input	Next s state
A	x y	A
0	0 0	0
0	0 1	1
0	1 0	1
0	1 1	0
1	0 0	1
1	0 1	0
1	1 0	0
1	1 1	1



Design Problem


- Steps:
 - Word Description
 - State Transition Diagram
 - State Transition Table
 - K-maps for Sequence Detector
 - Logic/Circuit Diagram

Step 1: Word Description

We wish to design a circuit that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line (i.e., the input is a *serial bit stream*).


Step 2: State Transition Diagram

We wish to design a circuit that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line (i.e., the input is a *serial bit stream*).



Step 3: State Transition Table


We wish to design a circuit that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line (i.e., the input is a *serial bit stream*).




Present State		Input	Next State		Output
A	В	X	A	В	у
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Step 4: K-Maps

We wish to design a circuit that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line (i.e., the input is a *serial bit stream*).





Step 5: The Logic Diagram of The Sequence

Detector

$$D_A = Ax + Bx$$

$$D_B = Ax + B'x$$

$$y = AB$$

