



Moore's Law

efficiency → no. of transistors in an IC.

1965-2013 → double every 3 yrs. { clock speed.
heat
size,



LINEAR SCALING



NON-LINEAR (LOGARITHMIC) SCALING

Ack: <https://www.youtube.com/watch?v=aWLBmapcJRU>

no. of transistors double
every two years.

Designing Combinational logic Circuits.

Tic tac toe.

1	2	3
4	5	6
7	8	9

X		
X		

		X
	X	


X		X




if
if
if

1 is X AND 4 is X THEN 7 is 0
 3 is X AND 5 is X THEN 7 is 0
 8 is X AND 9 is X THEN 7 is 0

if (1 is X AND 4 is X) OR (3 is X AND 5 is X)
 OR (8 is X AND 9 is X) THEN 7 is 0



A and B.




A or B.

- no sequential processing
 - everything is hardwired
- } TIC-TAC-TOE

Roth & Kinney

Boolean algebra:




I/P	O/P.
X	$Z = \bar{x}$
0	1
1	0

truth table


AND gate

fan-in
(2)



x	y	z
0	0	0
0	1	0
1	0	0
1	1	1

OR gate



x	y	z
0	0	0
0	1	1
1	0	1
1	1	1

fan-in

no. of in ppg.

Hodge



n

2^n

$n \rightarrow$ fan in.


AND MSB LSB $z = W.X.Y$

	2	1	0	
	W	X	Y	z
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	0
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1



NAND gate

x	y	$\overline{x.y}$
0	0	1
0	1	1
1	0	1
1	1	0



$\overline{x.y} \neq \overline{x}.\overline{y}$

Universal gates

Any arbitrary combinational logic circuit can be built using only NAND or only NOR gate

NOR gate

x	y	$\overline{x+y}$
0	0	1
0	1	0
1	0	0
1	1	0




XOR gate

Exclusive OR



x	y	z
0	0	0
0	1	1
1	0	1
1	1	0

$(x \text{ OR } y) \text{ AND } (\text{NOT}(x \text{ AND } y))$



Exercise

$W \oplus X \oplus Y$

Homework

XOR

4 inputs.