


# Creating an n-bit Gray Code Pattern

A gray code sequence begins with the known 2-bit pattern of 00, 01, 11, 10.

In order to increase the number of bits, the existing pattern is mirrored across an imaginary horizontal axis below the existing pattern. The bits above the axis are padded with leading 0's, and the bits below the axis are padded with leading 1's. This turns a 2-bit gray code pattern into a 3-bit pattern preserving the characteristic that each code only differs by its neighbor by one bit.

This process is repeated to create a 4-bit gray code pattern.



# Comparison of Different State Encoding Approaches

A state machine has eight unique states named S0, S1, ... S7. The following is an example of how these states can be encoded using binary, gray code and one-hot.

State Name	<b>Binary</b>	<b>Gray Code</b>	One-Hot
SO	000	000	00000001
S1	001	001	00000010
S2	010	011	00000100
S3	011	010	00001000
S4	100	110	00010000
S5	101	111	00100000
S6	110	101	01000000
S7	111	100	10000000

# Example: Push-Button Window Controller - State Encoding

This state machine contains two states, w\_closed and w\_open. The following are the three possible ways these states could be encoded.

State Name	<b>Binary</b>	<b>Gray Code</b>	One-Hot
w_closed	0	0	01
w open	1	1	10

Since this machine is so small, there is no difference between the binary and gray code approaches. Both of these techniques will require one D-Flip-Flop to hold the state code. The one-hot approach will require two D-Flip-Flops. Let's choose binary state encoding for this example. Let's use the state variable names Q\_cur and Q\_nxt.

Once the state codes and state variables are chosen, the state transition table is updated with the new detailed information about the design.

Current S	Current State		Input Next Sta		Outputs	
	Q_cur	Press		Q_nxt	Open_CW	Close_CCW
w_closed	0	0	w_closed	0	0	0
w_closed	0	1	w_open	1	1	0
w_open	1	0	w_open	1	0	0
w_open	1	1	w_closed	0	0	1

# Example: Push-Button Window Controller - Next State Logic


We need to synthesize the combinational logic circuit that will create the next state logic for Q\_nxt. The behavior of this combinational logic circuit is described in the state transition table. In order to visualize where this information is within the table, let's pull it out and put it into a traditional truth table format.

Current	State	Input	nput Next State		Outputs		
	Q_cur	Press		Q_nxt	Open_CW	Close_CCW	
w_closed w_closed	0	0 1	w_closed w_open	0	0	0	
w_open w_open	1	0 1	w_open w_closed	1 0	0	0 1	



These columns are the inputs to the next state logic.

This column is the desired output for the next state logic variable Q nxt.



# Example: Push-Button Window Controller - Output Logic

We need to synthesize the combinational logic circuits that will create the output logic for the signals "Open\_CW" and "Close\_CCW". The behavior of this combinational logic circuit is described in the state transition table. Again, in order to visualize where this information is within the table, let's pull it out and put it into traditional truth table formats.

Current	State	Input	Next State		Outputs		
	Q_cur	Press		Q_nxt	Open_CW	Close_CCW	
w_closed	0	0	w_closed	0	0	0	
w_closed	0	1	w_open	1	1_	0	
w_open	1	0	w_open	1	0	0	
w_open	1	1	w_closed	0	0	1	




These columns are the inputs to the output logic.



These columns are the desired behavior of the outputs.

Q_cur	Press	Open_CW	-	1	cur				
0	0	0	Pres	s n	0	1 20	l		
1	0	o o	$\longrightarrow$	1	<b>(1)</b>	3 0	<b>→</b>	Open_CW = Q_cur' · Press	3
		1 0		1	$\cup$	U			


Q_cur	Press	Close_CCW	\ -	cur		
0	0	0	Press	0	1	,
0	1	0	. 0	0	0	──→ Close_CCW = Q_cur · Press
1	0	0		17	3	Close_CCW - Q_cul Pless
1	1	1	1	0	(1)	



# Example: 2-Bit Binary Up Counter (Part 1)

# Word Description


We are going to design a 2-bit binary up counter. The counter will increment by 1 on every rising edge of the clock ("00", "01", "10", "11). When the counter reaches "11", it will start over counting at "00". The output of the counter is called CNT.



(Output)

# State Diagram & State Transition Table

The state diagram for this counter is below. Notice that there are no inputs to the state machine. Also notice that the machine transitions in a linear pattern through the states and continually repeats the sequence of states. The outputs of this machine depend only on the current state so they are written inside of the state circles. This is a Moore machine.



		(Output)
Current State	Next State	CNT
C0	C1	"00"
C1	C2	"01"
C2	C3	"10"
C3	CO	"11"

# State Encoding

When implementing this counter, we can use "state-encoded outputs". This means that we choose the state codes so that they match the desired output at each state. This allows the machine to simply use the current state variables for the system outputs. Let's name the current state variables Q1\_cur and Q0\_cur and the next state variables Q1\_nxt and Q0\_nxt. The state code assignments and updated state transition table are below.


State	Code
CO	= "00"
C1	= "01"
C2	= "10"
C3	= "11"

(	Current State			Next State	Outputs	
	Q1_cur	Q0_cur		Q1_nxt	Q0_nxt	CNT
C0	0	0	C1	0	1	"00"
C1	0	1	C2	1	0	"01"
C2	1	0	C3	1	1	"10"
C3	1	1	CO	0	0	"11"

# Example: 2-Bit Binary Up Counter (Part 1)


# Word Description

We are going to design a <u>2-bit binary up counter</u>. The counter will increment by 1 on every rising edge of the clock ("00", "01", "10", "11). When the counter reaches "11", it will start over counting at "00". The output of the counter is called CNT.



# State Diagram & State Transition Table

The state diagram for this counter is below. Notice that there are no inputs to the state machine. Also notice that the machine transitions in a linear pattern through the states and continually repeats the sequence of states. The outputs of this machine depend only on the current state so they are written inside of the state circles. This is a Moore machine.



	71.20					
- 1			۰	-		٠
- (		ш	L	D	u	ı
١.	-	-	۰	~	-	٠,

Current State	Next State	CNT
C0	C1	"00"
C1	C2	"01"
C2	C3	"10"
C3	C0	"11"

# State Encoding

When implementing this counter, we can use "state-encoded outputs". This means that we choose the state codes so that they match the desired output at each state. This allows the machine to simply use the current state variables for the system outputs. Let's name the current state variables Q1\_cur and Q0\_cur and the next state variables Q1\_nxt and Q0\_nxt. The state code assignments and updated state transition table are below.


State	Code
CO	= "00"
C1	= "01"
C2	= "10"
C3	= "11"

Current State		Next State			Outputs	
	Q1_cur	Q0_cur	Q1_nxt Q0_nxt		CNT	
C0	0	0	C1	0	1	"00"
C1	0	1	C2	1	0	"01"
C2	1	0	C3	1	1	"10"
C3	1	1	C0	0	0	"11"

# Example: 2-Bit Binary Up Counter (Part 2)

#### Next State Logic

The next state logic for this counter only depends on the current state variables since there are no inputs to the system.




#### **Output Logic**


Since we are using state-encoded outputs, the outputs of the system will simply be the current state variables.

$$CNT(1) = Q1_cur$$
  
 $CNT(0) = Q0_cur$ 

#### Logic Diagram




# **Timing Diagram**



# Example: 2-Bit Binary Up/Down Counter (Part 1)

# Word Description


We are going to design a <u>2-bit binary up/down counter</u>. When the system input "Up" is asserted, the counter will increment by 1 on every rising edge of the clock. When Up=0, the counter will decrement by 1 on every rising edge of the clock. The output of the counter is called CNT.



# State Diagram & State Transition Table

The state diagram for this counter is below. In this diagram, if the input Up=1, the machine will traverse the states in order to create an incrementing count. If the input Up=0, the machine will traverse the states in the opposite order. The outputs of this machine again only depend on the current state so they are written inside of the state circles. This is a Moore machine.

(Input)



Current State	Up	Next State	CNT
C0	0	C3	"00"
	1	C1	
C1	0	C0	"01"
	1	C2	
C2	0	C1	"10"
	1	C3	
C3	0	C2	"11"
	1	C0	

# State Encoding

Again, this counter will use "state-encoded outputs". Let's name the current state variables Q1\_cur and Q0\_cur and the next state variables Q1\_nxt and Q0\_nxt. The state code assignments and updated state transition table are below.


State	Code
CO	= "00"
C1	= "01"
C2	= "10"
C3	= "11"

Current State		Current State			Next Stat	е	Outputs
	Q1_cur	Q0_cur	Up		Q1_nxt	Q0_nxt	CNT
C0	0	0	0	СЗ	1	1	"00"
CO	0	0	1	C1	0	1	"00"
C1	0	1	0	CO	0	0	"01"
C1	0	1	1	C2	1	0	"01"
C2	1	0	0	C1	0	1	"10"
C2	1	0	1	СЗ	1	1	"10"
C3	1	1	0	C2	1	0	"11"
C3	1	1	1	CO	0	0	"11"

# Example: 2-Bit Binary Up/Down Counter (Part 1)

# Word Description


We are going to design a <u>2-bit binary up/down counter</u>. When the system input "Up" is asserted, the counter will increment by 1 on every rising edge of the clock. When Up=0, the counter will decrement by 1 on every rising edge of the clock. The output of the counter is called CNT.



# State Diagram & State Transition Table

The state diagram for this counter is below. In this diagram, if the input Up=1, the machine will traverse the states in order to create an incrementing count. If the input Up=0, the machine will traverse the states in the opposite order. The outputs of this machine again only depend on the current state so they are written inside of the state circles. This is a Moore machine.

(Input) (Output)



Current State	Up	Next State	CNT
C0	0	C3	"00"
	1	C1	
C1	0	C0	"01"
	1	C2	
C2	0	C1	"10"
	1	C3	
C3	0	C2	"11"
	1	C0	

# State Encoding

Again, this counter will use "state-encoded outputs". Let's name the current state variables Q1\_cur and Q0\_cur and the next state variables Q1\_nxt and Q0\_nxt. The state code assignments and updated state transition table are below.


State	Code
CO	= "00"
C1	= "01"
C2	= "10"
C3	= "11"

Current State		Current State Input			Next State		
	Q1_cur	Q0_cur	Up		Q1_nxt	Q0_nxt	CNT
C0	0	0	0	C3	1	1	"00"
C0	0	0	1	C1	0	1	"00"
C1	0	1	0	CO	0	0	"01"
C1	0	1	1	C2	1	0	"01"
C2	1	0	0	C1	0	1	"10"
C2	1	0	1	C3	1	1	"10"
C3	1	-1	0	C2	1	0	"11"
C3	1	1	1	CO	0	0	"11"

# Example: 2-Bit Binary Up/Down Counter (Part 2)

# Next State Logic

The next state logic for this counter depends on both the current state variables and the input Up.




### Output Logic

Since we are using state-encoded outputs, the outputs of the system will simply be the current state variables.


$$CNT(1) = Q1_cur$$
  
 $CNT(0) = Q0_cur$ 

# Logic Diagram



"Next State Logic"

#### Timing Diagram




"State Memory"

"Output Logic"

# Example: 3-Bit One-Hot Up Counter (Part 1)

# Word Description


We are going to design a <u>3-bit one-hot up counter</u>. The counter will output an incrementing one-hot pattern on every rising edge of the clock ("001", "010", "100"). When the counter reaches "100", it will start — over counting at "001". The output of the counter is called Hot.



(Output)

# State Diagram & State Transition Table

The state diagram for this counter is below. Notice that there are no inputs to the state machine. The outputs of this machine depend only on the current state so they are written inside of the state circles. This is a Moore machine.



		(Output)
Current State	Next State	Hot
Hot_0	Hot_1	"001"
Hot_1	Hot_2	"010"
Hot 2	Hot 0	"100"

# State Encoding

When implementing this counter, we can use "state-encoded outputs". Using one-hot state encoding requires three bits to encode the states. This means we'll need three variables for both the current state and next state. Let's name the current state variables Q2\_cur, Q1\_cur and Q0\_cur and the next state variables Q2\_nxt, Q1\_nxt and Q0\_nxt. The state code assignments and updated state transition table are below.

State	Code
Hot_0	= "001"
Hot_1 Hot_2	= "010" = "100"

	Currer	nt State		Next State			Outputs	
	Q2_cur	Q1_cur	Q0_cur		Q2_nxt	Q1_nxt	Q0_nxt	Hot
Hot_0	0	0	1	Hot_1	0	1	0	"001"
Hot_1	0	1	0	Hot_2	1	0	0	"010"
Hot_2	1	0	0	Hot_0	0	0	1	"100"

# Example: 3-Bit One-Hot Up Counter (Part 1)


# Word Description

We are going to design a 3-bit one-hot up counter. The counter will output an incrementing one-hot pattern on every rising edge of the clock ("001", "010", "100"). When the counter reaches "100", it will start = over counting at "001". The output of the counter is called Hot.



# State Diagram & State Transition Table

The state diagram for this counter is below. Notice that there are no inputs to the state machine. The outputs of this machine depend only on the current state so they are written inside of the state circles. This is a Moore machine.



1 500					4.1
			m		
10	u	ш	u	u	IL.

Current State	Next State	Hot
Hot_0	Hot_1	"001"
Hot_1	Hot_2	"010"
Hot_2	Hot_0	"100"

# State Encoding

When implementing this counter, we can use "state-encoded outputs". Using one-hot state encoding requires three bits to encode the states. This means we'll need three variables for both the current state and next state. Let's name the current state variables Q2\_cur, Q1\_cur and Q0\_cur and the next state variables Q2\_nxt, Q1\_nxt and Q0\_nxt. The state code assignments and updated state transition table are below.


State	Code
Hot_0 Hot_1	= "001" = "010"
Hot 2	= "100"

	Currer	nt State			Next State				
	Q2_cur	Q1_cur	Q0_cur		Q2_nxt	Q1_nxt	Q0_nxt	Hot	
Hot_0	0	0	1	Hot_1	0	1	0	"001"	
Hot_1	0	1	0	Hot_2	1	0	0	"010"	
Hot_2	1	0	0	Hot_0	0	0	1	"100"	

# Example: 3-Bit One-Hot Up Counter (Part 2)

# Next State Logic

The next state logic for this counter only depends on the current state variables since there are no inputs to the system. We can take advantage of don't cares to minimize the logic.




#### Output Logic

Since we are using state-encoded outputs, the outputs of the system will simply be the current state variables.


$$Hot(2) = Q2$$
 cur

$$Hot(0) = Q0_cur$$

# Logic Diagram




# Timing Diagram



# Example: 3-Bit One-Hot Up/Down Counter (Part 1)


# Word Description

We are going to design a 3-bit one-hot up/down counter. When the system input "Up" is asserted, the counter will output an incrementing one-hot pattern on every rising edge of the clock ("001", "010", "100"). When the input Up=0, the counter will output a decrementing one-hot pattern ("100", "010", "001"). The output of the counter is called Hot.



# State Diagram & State Transition Table

The state diagram and state transition table for this counter are below.



(	(Output)		
Current State	Up	Next State	Hot
Hot_0	0	Hot_2	"001"
Hot_0	1	Hot_1	"001"
Hot_1	0	Hot_0	"010"
Hot_1	1	Hot_2	"010"
Hot_2	0	Hot_1	"100"
Hot_2	1	Hot_0	"100"

# State Encoding

Let's use "state-encoded outputs" and name the current state variables Q2\_cur, Q1\_cur and Q0\_cur and the next state variables Q2\_nxt, Q1\_nxt and Q0\_nxt. The state code assignments and updated state transition table are below.

		Current State					Input Next State				
			Q2_cur	Q1_cur	Q0_cur	Up		Q2_nxt	Q1_nxt	Q0_nxt	Hot
State	Code	Hot_0	0	0	1	0	Hot_2	1	0	0	"001"
Hot_0		Hot_0		0	1	1	Hot_1	0	1	0	"001"
Hot_1	= "010"	Hot_1	0	1	0	0	Hot_0	0	0	1	"010"
Hot_2	= "100"	Hot_1	0	1	0	1	Hot_2	1	0	0	"010"
		Hot_2	1	0	0	0	Hot_1	0	1	0	"100"
		Hot_2	1	0	0	1	Hot_0	0	0	1	"100"

# Example: 3-Bit One-Hot Up/Down Counter (Part 1)

# Word Description


We are going to design a 3-bit one-hot up/down counter. When the system input "Up" is asserted, the counter will output an incrementing one-hot pattern on every rising edge of the clock ("001", "010", "100"). When the input Up=0, the counter will output a decrementing one-hot pattern ("100", "010", "001"). The output of the counter is called Hot.



(Output)

# State Diagram & State Transition Table

The state diagram and state transition table for this counter are below.




(	(Output)		
Current State	Up	Next State	Hot
Hot_0	0	Hot_2	"001"
Hot_0	1	Hot_1	"001"
Hot_1	0	Hot_0	"010"
Hot_1	1	Hot_2	"010"
Hot_2	0	Hot_1	"100"
Hot_2	1	Hot_0	"100"

# State Encoding

Let's use "state-encoded outputs" and name the current state variables Q2\_cur, Q1\_cur and Q0\_cur and the next state variables Q2\_nxt, Q1\_nxt and Q0\_nxt. The state code assignments and updated state transition table are below.

		Current State			Input	Next State				Outputs	
			Q2_cur	Q1_cur	Q0_cur	Up		Q2_nxt	Q1_nxt	Q0_nxt	Hot
State	Code	Hot_0	0	0	1	0	Hot_2	1	0	0	"001"
Hot_0	= "001"	Hot_0	0	0	1	1	Hot_1	0	1	0	"001"
Hot_1		Hot_1	0	1	0	0	Hot_0	0	0	1	"010"
Hot_2	= "100"	Hot_1	0	1	0	1	Hot_2	1	0	0	"010"
		Hot_2	1	0	0	0	Hot_1	0	1	0	"100"
		Hot_2	1	0	0	1	Hot_0	0	0	1	"100"



# Example: 3-Bit One-Hot Up/Down Counter (Part 1)

#### Word Description


We are going to design a 3-bit one-hot up/down counter. When the system input "Up" is asserted, the counter will output an incrementing one-hot pattern on every rising edge of the clock ("001", "010", "100"). When the input Up=0, the counter will output a decrementing one-hot pattern ("100", "010", "001"). The output of the counter is called Hot.



(Output)

# State Diagram & State Transition Table

The state diagram and state transition table for this counter are below.




(	(Output)		
Current State	Up	Next State	Hot
Hot_0	0	Hot_2	"001"
Hot_0	1	Hot_1	"001"
Hot_1	0	Hot_0	"010"
Hot_1	1	Hot_2	"010"
Hot_2	0	Hot_1	"100"
Hot_2	1	Hot_0	"100"


(Input)


### State Encoding


Let's use "state-encoded outputs" and name the current state variables Q2\_cur, Q1\_cur and Q0\_cur and the next state variables Q2\_nxt, Q1\_nxt and Q0\_nxt. The state code assignments and updated state transition table are below.


		Current State			Input			Outputs			
			Q2_cur	Q1_cur	Q0_cur	Up		Q2_nxt	Q1_nxt	Q0_nxt	Hot
State	Code	Hot_0	0	0	1	0	Hot_2	1	0	0	"001"
Hot_0	= "001"	Hot_0	0	0	1	1	Hot_1	0	1	0	"001"
Hot_1		Hot_1	0	1	0	0	Hot_0	0	0	1	"010"
Hot_2	= "100"	Hot_1	0	1	0	1	Hot_2	1	0	0	"010"
		Hot_2	1	0	0	0	Hot_1	0	1	0	"100"
		Hot_2	1	0	0	1	Hot_0	0	0	1	"100"











# Addressing Modes

Mode	Description	Example
Immediate	Operand is a value	LD A #5
Direct	Operand is an effective memory address	LD A 500
Indirect	Operand is a memory address that contains the effective memory address	LD A (501)
Register-direct	Operand is a CPU register that contains a value	LD A R1
Register-indirect	Operand is a CPU register that contains a memory address	LD A (R1)
Relative	Operand is a memory address relative to the address in the program counter	BR +3
Indexed	Operand is a base memory address to which the value in the index register is added	LD A 500 + X