


Type text here


# D Flip Flops

latch →





Ack: same as in the last set of slides on latches

Homework: verify that these designs are equivalent





# The problem of synchronization






# The D latch with a clock for enable

level triggered  
→ edge triggered







# Clocked D Latch

Two ways → edge detector → Master-Slave architecture




# Edge detector










# The Clocked D Latch










## Sequential Storage Device Timing Specifications




- ① The first transition on Data from a 0 to a 1 meets the setup/hold specifications for the D-Flip-Flop. This allows the device to successfully latch in the correct value.
- ② The value of Data will show up on Q after the  $t_{co}$  delay of the D-Flip-Flop.
- ③ The second transition on Data from a 1 to a 0 violates the setup/hold specifications for the D-Flip-Flop. This sends the device into metastability. The D-Flip-Flop will remain metastable for  $t_{meta}$ . During this time, the value of the output is unknown. It may go to a steady state 1, a steady state 0 or toggle uncontrollably.
- ④ After coming out of its metastable state, the D-Flip-Flop output will go to one of two stable states,  $Q=0$  or  $Q=1$ . The final resting state is random and unknown.


# Improvisations




# Improvisations : Overriding the clock







# A Clocked D Latch with Preset and Clear



# The problem of synchronization











# D-Flip-Flop (Rising Edge Triggered) Timing Diagram



- 1 On this rising edge of clock, Q is updated with the value of D ( $Q=1$ ).

To accomplish this, U1 goes into hold mode when the clock goes HIGH, which stores the input 1. U2 goes into track mode, passing the 1 to the output Q. This configuration keeps  $Q=1$  for the first part of the clock cycle.

- 2 When the clock goes LOW, U2 goes into hold mode, which stores the 1 from U1 and drives  $Q=1$  for the rest of the clock period.

U1 goes into track mode to get ready for the next rising edge of the clock.