
Example: Design of a 4-Bit Ripple Carry Adder (RCA)


Full adders can be cascaded together to form a multi-bit adder. The symbols are typically drawn in the following fashion to mirror a positional number system.




The sum of position 1 cannot complete until it receives the carry in (C_1) from the sum in position 0. The position 2 sum cannot complete until it receives the carry in (C_2) from the sum in position 1, etc. In this way, the carry "ripples" through the circuit from right to left. This configuration is known as a Ripple Carry Adder (RCA).

Example: Design of a 4-Bit Carry Look Ahead Adder (CLA) - Overview

A carry look ahead adder contains circuitry that determines whether the previous adder stages produce a carry. This circuitry produces the "carry in" for each stage without having




We want to create look ahead circuits that are only dependent on the system inputs as opposed to the intermediate carry out signals. This will eliminate the ripple delay.




4-bit CLA based adder

$$P_i = x_i \oplus y_i$$

$$G_i = x_i y_i$$






$$c_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \cdots + P_i P_{i-1} \cdots P_1 G_0 + P_i P_{i-1} \cdots P_0 C_0$$

$$S_i = P_i \oplus C_i$$

Delay Analysis of CLA based adder

Logic Design of a subtractor




Signed representation.

Making the adder/subtractor programmable


Example: Design of a 4-Bit Programmable Adder/Subtractor

The control signal "ADDn/SUB" is used to select whether the circuit performs addition (ADDn/SUB=0) or subtraction (ADDn/SUB=1). When in subtraction mode, the XOR gates invert the subtrahend B and add 1 to the first adder stage. These steps take the two's complement of B and allow an add operation to conduct subtraction.




16 bit CLA adder


motivation: fan-in rogaiction.




Timing analysis




Revisiting the CLA based adder





(a) Bit-stage cell



(b) 4-bit adder

Higher-Level Generate and Propagate Functions

• Problem: Bottleneck due to serial dependency


Acknowleagements for Figures in Slides Textbook by Brock J. LaMeris ("Into to Logic Circuits & Logic 223)]


(2) Textbook by Hamacher et al. (Computer Organization)

(3) For the two Stides below: Mc Graw Hill (2002).

Prof. Neeraj Goel

Two level CLA





$c_4 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0c_0$

• Use group carry and group propagate
$$-G^* = G_3 + G_2P_3 + G_1P_2P_3 + G_0P_1P_2P_3$$

$$-P^* = P_0P_1P_2P_3$$

$$-C_4 = G^*_0 + C_0P^*_0$$

$$-C_8 = G^*_1 + G^*_0P^*_1 + C_0P^*_0P^*_1$$

$$-C_{12} = G^*_2 + G^*_1P^*_2 + G^*_0P^*_2P^*_1 + C_0P^*_2P^*_1P^*_0$$