```
// SoCDAM UART DEVICE DRIVER example code.
#define IO BASE 0xFFFC1000 // or whatever
#define U SEND
                  0x10
#define U_RECEIVE 0x14
#define U CONTROL 0x18
#define U STATUS 0x1C
#define UART SEND()
                           (*((volatile char *)(IO BASE+U SEND)))
        UART RECEIVE()
                           (*((volatile char *)(IO BASE+U RECEIVE)))
#define
        UART CONTROL()
                           (*((volatile char *)(IO BASE+U CONTROL)))
#define
#define UART_STATUS()
                           (*((volatile char *)(IO BASE+U STATUS)))
#define UART STATUS RX EMPTY (0x80)
#define UART STATUS TX EMPTY (0x40)
#define UART CONTROL RX INT ENABLE (0x20)
#define UART_CONTROL_TX_INT_ENABLE (0x10)
// Polled I/O routines:
  char uart polled read()
     while (UART STATUS() &
        UART_STATUS_RX_EMPTY) continue;
     return UART RECEIVE();
  }
  uart_polled_write(char d)
     while (!(UART_STATUS() &
       UART_STATUS_TX_EMPTY)) continue;
     UART SEND() = d;
  }
// Interrupt driven receive routine:
// Circular FIFO buffers.
char rx buffer[256], tx buffer[256];
int rx inptr, rx outptr, tx inptr, tx outptr;
void uart reset()
{
  rx inptr = 0;
  rx_output = 0;
  tx inptr = 0;
  tx output = 0;
  UART CONTROL() |= UART CONTROL RX INT ENABLE;
char uart read()
 while (rx inptr==rx outptr) wait();
  char r = buffer[rx outptr];
  rx_outptr = (rx_outptr + 1) & 255;
  return r;
```

```
}
// Interrupt service routine:
// Uart ISR: this is called from a short assembler stub placed at the
// hardware interrupt vector location. The assembler stub sets up the
// stack pointer and frame pointer and saves any registers that might
// be in use in non-interrupt contexts.
char uart rx isr() // interrupt service routine
 while (1)
    {
      if (UART_STATUS() & UART_STATUS_RX_EMPTY) return;
     rx_buffer[rx_inptr] = UART_RECEIVE();
      rx inptr = (rx inptr + 1) \& 255;
}
// on return from the ISR, the processor context is restored, including
// any interrupt mask flag in the main processor control word.
//
uart write(char c)
 while (((tx inptr+1) & 255)==tx outptr) wait();
 buffer[tx inptr] = c;
 tx inptr = (tx inptr + 1) & 255;
 UART_CONTROL() |= UART_CONTROL_TX_INT_ENABLE;
// Typically the transmit and receive ISRs are not separate. Instead,
// all forms of service request are checked by one entry point in the
// C device driver code.
char uart tx isr()
{
 while (tx inptr != tx outptr) // There may be an output FIFO, so send as many bytes as
possible.
    {
      if (!(UART_STATUS() & UART_STATUS_TX_EMPTY)) return; // Return with tx interrupt
enabled.
     UART SEND() = tx buffer[tx outptr];
     tx outptr = (tx outptr + 1) & 255;
 UART CONTROL() &= ~UART CONTROL TX INT ENABLE; // Return with tx interrupt disabled.
// END (C) 1995-2011 DJ Greaves
```