

LoongArch架构的ACPI支持





ACPI规范支持

内核适配

后续工作



ACPI规范支持

内核适配

后续工作



· 龙芯中科基于二十年的CPU研制和生态 建设积累推出了龙芯架构(Loongson Architecture,以下简称龙芯架构或 LoongArch),包括基础架构部分和向 量指令、虚拟化、二进制翻译等扩展部 分,近2000条指令。





基础架构通过国内第三方知名知识产权 评估机构的评估,并在2021年信息技术 应用创新论坛主论坛上正式对外发布。



目前,支持龙芯架构的龙芯3A5000处理器芯片已经流片成功,基于新架构的完整操作系统已经在3A5000计算机上稳定运行。从其它主流指令系统到LoongArch的二进制翻译系统已经可以在3A5000计算机上演示运行基于其它主流指令系统的复杂应用程序。





• 龙芯中科从2020年起新研的CPU均支持 LoongArch架构。







 龙芯内核团队已经向Linux内核社区提交了 LoongArch支持代码,正在积极与内核社区 维护者沟通相关问题。

```
arch/loongarch/include/asm/dma.h |
                                  40 +++++++
arch/loongarch/include/asm/pci.h
arch/loongarch/pci/acpi.c
                                  arch/loongarch/pci/pci.c
                                  4 files changed, 338 insertions(+
create mode 180644 arch/losmgarch/include/asm/dmw.h
create mode 188644 arch/losngarch/include/asm/pci.h
create mode 100644 arch/losngarch/pci/acpi.c
create made 180644 arch/losogarch/pcl/pcl.c
diff --git a/arch/loongarch/include/asm/dma.h b/arch/loongarch/include/asm/dma.h
new file mode 100644
index 000000000000..a8a58dc93422
--- /dev/null
+++ b/arch/loongarch/include/asm/dma.h
00 -0.0 +1.13 00
+/* SPDX-License-Identifier: GPL-2.0 */
+ * Copyright (C) 2020-2021 Loongson Technology Corporation Limited
+#ifndef ASM DMA H
+#define ASM DMA H
+#define MAX DMA ADDRESS
                              PAGE OFFSET
+#define MAX DMA32 PFN (1UL << (32 - PAGE SHIFT))
+extern int isa das bridge buggy;
```

```
> and acpi.c files have nothing loongarch specific in them, and you clearly
> iust copied most of this from arm64 or x86.
In V2 part of the PCI code (pci-loongson.c) has moved to
 drivers/pci/controllers. For pci.c and acpi.c, I agree that "the thing
 should be like that", but have some different ideas about "the way to
arrive at that". In my opinion, we can let this series be merged at first, and then do another series to "restructure the files and move
common parts to the drivers directory". That way looks more natural to me (doing the other series at first may block the whole thing).
> What I would suggest you do instead is:
     start a separate patch series, addressed to the ACPI, PCI host driver
     and ARM64 maintainers.
     Move all the bits you need from arch/{arm64,ia64,x86} into
     drivers/acpi/pci/pci root.c, duplicating them with #if/#elif/#else where they are too different, making the #else path the
     default that can be shared with loongarch.
     Move the bits from pci_root_info/acpi_pci_root_info that are
     always needed into struct pci host bridge, with an
     #ifdef CONFIG ACPI where appropriate.
   - Simplify as much as you can easily do.
```

> As discussed before, I think the PCI support should not be part of the > architecture code or this patch series. The headers are ok, but the pci.c

```
> This patch adds basic boot, setup and reset routines for LoongArch.
> LoongArch uses UEFI-based firmware and uses ACPI as the boot protocol.
This needs to be reviewed by the maintainers for the EFI and ACPI subsystems,
I added them to Cc here. If you add lines like
Cc: Ard Biesheuvel <ardb@kernel.org>
Cc: linux-efi@vger.kernel.org
in the patch description before your Signed-off-by, then git-send-email will
Cc them automatically without you having to spam them with the entire series.
In particular, I know that Ard previously complained that you did not use the
EFI boot protocol correctly, and I want to make sure that he's happy with the
final version.
> +static ssize t boardinfo show(struct kobject *kobj,
                                struct kobj_attribute *attr, char *buf)
> +{
> +
          return sprintf(buf,
> +
                  "BIOS Information\n"
> +
                  "Vendor\t\t\t: %s\n"
                  "Version\t\t\t: %s\n"
> +
                  "ROM Size\t\t: %d KB\n"
                  "Release Date\t\t: %s\n\n"
> +
                  "Board Information\n"
                  "Manufacturer\t\t: %s\n"
                  "Board Name\t\t: %s\n"
                  "Family\t\t: LOONGSON64\n\n",
```



ACPI规范支持

内核适配


后续工作




LoongArch支持ACPI规范的必要性

·ACPI作为内核与固件之间的配置规范,在PC和服务器产品上已经成为业界公认的标准,x86、ARM64平台均有成熟的支持。支持ACPI规范,可以使用此规范中完善的机制支持固件与内核的接口,同时保持灵活的可扩展性。

·龙芯中科作为国产自主处理器的领军企业,充分考虑行业需求,对标成熟的架构,在 PC及服务器领域,全面支持ACPI,让熟悉 ACPI配置的操作系统厂商、主板设计厂商, 高效、快速实现基于龙芯产品的开发与生 产,缩短产品开发周期,降低产品维护难 度。







 2021年2月16日, 龙芯向ASWG(ACPI Specification Work Group)提交了 ECR文件, 申请将龙芯中断模型加入 ACPI规范的MADT。

Summary of Change

This proposal discussed info about PICs for Loongarch that need to be added in MADT(Multiple APIC Description Table).

Benefits of the Change

The change provides the following benefits:

Support multi-core enumeration for Loongarch processors by providing mapping between logical and physical CPUs based on ACPI

Enables flexible loading of Loongarch PIC drivers by using IRQCHIP ACPI DECLARE in linux, through ACPI

Enables flexible hierarchical configuration between Loongarch PICs

Impact of Change

This change request would not impact any existing system. It just adds some new APICs into MADT. The changes need support from ACPI tools like ACPICA, and OSPM code in operating systems and firmware that want to support it..

- 2021年4月1日,龙芯中断模型被正式批准写入ACPI规范,将从下一版开始支持龙芯中断模型。
 - M2268: A new ECR version(v3) for adding APIC structures for Loongarch in MADT is updated (revisit)

Update to M2203

Approved as new content.



龙芯ACPI中断模型结构列表

Value	Description	_MAT forProcess orobject (a)	_MAT for anI/O APIC object (b)	Reference
0x11	Core Programmable Interrupt Controller (CORE PIC)	no	no	5. 2. 12. 20
0x12	Legacy I/O Interrupt Programmable Controller (LIO PIC)	no	no	5. 2. 12. 21
0x13	HyperTransport Programmable Interrupt Controller (HT PIC)	no	no	5. 2. 12. 22
0x14	Extend I/O Programmable Interrupt Controller (EIO PIC)	no	no	5. 2. 12. 23
0x1 5	MSI Programmable Interrupt Controller (MSI PIC)	no	no	5. 2. 12. 24
0x1 6	Bridge I/O Programmable Interrupt Controller (BIO PIC)	no	no	5. 2. 12. 25
0x17	Low Pin Count Programmable Interrupt Controller (LPC PIC)	no	no	5. 2. 12. 26



ACPI规范支持

内核适配

后续工作



• 适配的内核版本 已经在4.19、5.4、5.10完成了适配 正在申请提交到上游内核社区

 Moore, Robert 	[收件箱] RE: [PATCH 3/3] ACPICA: Events: Support fixed pcie wake event
 Moore, Robert 	[收件箱] RE: [PATCH 3/3] ACPICA: Events: Support fixed pcie wake event
 Huacai Chen 	[收件箱] [PATCH 3/3] ACPICA: Events: Support fixed pcie wake event
Huacai Chen	[收件箱] [PATCH 3/3] ACPICA: Events: Support fixed pcie wake event

• LoongArch内核兼容FDT与下一版ACPI规范, FDT:应用于嵌入式处理器ACPI:应用于 通用PC处理器

```
void init early init(void)
        fw init cmdline();
        fw init env();
        memblock_and_maxpfn_init();
        efi init();
        if (!acpi_tables_present())
                fdt setup();
void __init platform init(void)
#if defined(CONFIG ACPI) && defined(CONFIG BLK DEV INITRD)
        acpi_table_upgrade();
#endif
#ifdef CONFIG ACPI
        acpi_gbl_use_default_register_widths = false;
        acpi_boot_table_init();
        acpi_boot_init();
#endif
```




• LoongArch已经适配的ACPI表项

表	描述	强制
RSDP	Root System Description Pointer	•
XSDT	Extended System Description Table	•
MADT	Multiple APIC Description Table	•
SRAT	System Resource Affinity Table	•
FADT	Fixed ACPI Description Table	•
DSDT	Differentiated System Description Table	•
FACS	Firmware ACPI Control Structure	•
MCFG	PCI Express Memory-mapped Configuration Space base address description table	•
SLIT	System Locality Distance Information Table	
SPCR	Serial Port Console Redirection Table	•



• LoongArch ACPI中断模型



Core Programmable Interrupt Controller (CORE PIC)
Legacy I/O Interrupt Programmable Controller (LIO PIC)
HyperTransport Programmable Interrupt Controller (HT PIC)
Extend I/O Programmable Interrupt Controller (EIO PIC)
MSI Programmable Interrupt Controller (MSI PIC)
Bridge I/O Programmable Interrupt Controller (BIO PIC)
Low Pin Count Programmable Interrupt Controller (LPC PIC)



• LoongArch ACPI中断模型

```
drivers/irqchip/irq-loongson-extioi.c
drivers/irqchip/irq-loongson-htvec.c
drivers/irqchip/irq-loongson-liointc.c
drivers/irqchip/irq-loongson-pch-lpc.c
drivers/irqchip/irq-loongson-pch-msi.c
drivers/irqchip/irq-loongson-pch-pic.c
```


```
#if defined(CONFIG ACPI) && defined(CONFIG LOONGARCH)
static int __init eiointc_acpi_init_v1(struct acpi_subtable_header *header,
                                   const unsigned long end)
        struct acpi madt eio pic *eiointc entry;
       struct irq_fwspec fwspec;
       struct fwnode handle *fwnode;
        int parent irq;
       eiointc entry = (struct acpi madt eio pic *)header;
        fwnode = irq domain alloc named id fwnode("eiointc", nr extioi);
        if (!fwnode) {
                pr err("Unable to allocate domain handle\n");
                return - ENOMEM;
        fwspec.fwnode = coreintc get fwnode();
        fwspec.param[0] = eiointc_entry->cascade;
        fwspec.param_count = 1;
        parent irg = irg create fwspec mapping(&fwspec);
        if (parent irq > 0)
                extioi_vec_init(fwnode, parent_irq, IOCSR_EXTIOI_VECTOR_NUM,
IRQCHIP ACPI DECLARE(eiointc v1, ACPI MADT TYPE EIO PIC,
                NULL, ACPI MADT EIO PIC VERSION V1,
                eiointc acpi init v1);
#ondif
```

```
[02Ch 0044
                                 Subtable Type : 11 [Core Interrupt Controller]
[02Dh 0045
                                        version : 01
[02Fh 0047
                                  processor_id : 00000001
                                        core id : 00000000
[033h 0051
[037h 0055
                                         flags : 00000001
                                 Subtable Type : 11 [Core Interrupt Controller]
[03Ch 0060
[03Dh 0061
                                        version: 01
[03Eh 0062
                                  processor_id : 00000002
[042h 0066
                                       core id : 00000001
[046h 0070
                                         flags : 00000001
[04Ah 0074
                                 Subtable Type : 11 [Core Interrupt Controller]
[04Bh 0075
[04Ch 0076
                                       version: 01
[04Dh 0077
                                  processor_id : 00000003
[051h 0081
[055h 0085
                                       core_id : 00000002
flags : 00000001
[059h 0089
                                 Subtable Type : 11 [Core Interrupt Controller]
Length : 0F
[05Ah 0090
[05Bh 0091
                                        version : 01
                                  processor_id : 00000004
core_id : 00000003
[05Ch 0092
[064h 0100
                                         flags : 00000001
[068h 0104
                                 Subtable Type : 12 [Legacy I/O Interrupt Controller]
[069h 0105
                                        Length : 17
version : 01
[06Ah 0106
                                        address: 000000001FF01400
[868h 8187
                                          size : 0080
[075h 0117
                                       cascade
                                   cascade_map : FF00000000FFFFFF
[077h 0119
[07Fh 0127
                                 Subtable Type : 14 [Extend I/O Interrupt Controller]
Length : 0D
[080h 0128
[081h 0129
                                        version : 01
[082h 0130
                                       cascade : 03
[083h 0131
                                       node_map : 000000000000FFFF
[084h 0132
[08Ch 0140
                                 Subtable Type : 15 [MSI Controller]
[08Dh 0141
                                        Length: 13
                                        version : 01
[08Fh 0143
                                   msg_address : 000000002FF00000
[097h 0151
                                         start : 00000040
[09Bh 0155
                                          count : 000000C0
[09Fh 0159
                                 Subtable Type : 16 [BIO Interrupt Controller]
[040h 0160
                                       Length : 11
version : 01
[0A1h 0161
[0A2h 0162
                                        address : 0000000010000000
                                          size : 1000
[0AAh 0170
[0AEh 0174
                                       gsi_base : 0040
```



• 统一热键模型


龙芯平台针对热键布局差异化问题,设计统一的热键驱动通过ACPI配置实现不同厂商热键的差异化设计





· CPU功耗管理

通过_PSS通知内核频率信息





事件编程模型

ACPI_EVENT_PCIE_WAKE支持

```
linux-acpi.vger.kernel.org archive mirror
                     search | help / color / mirror / Atom feed
* [PATCH v2] ACPICA: Events: support fixed pcie wake event
@ 2021-04-02 3:55 Jianmin Lv
  O siblings, O replies; only message in thread
From: Jianmin Lv @ 2021-04-02 3:55 UTC (permalink / raw)
  To: Robert Moore, Erik Kaneda, Rafael J. Wysocki, Len Brown
  Cc: linux-acpi, devel, linux-kernel
Some chipsets support fixed pcie wake event which is
defined in the PM1 block(related description can be found
in 4.8.3.1.1 PM1 Status Registers, 4.8.3.2.1 PM1 Control
Registers and 5.2.9 Fixed ACPI Description Table (FADT)),
such as LS7A1000 of Loongson company, so we add code to
handle it.
ACPI spec link:
https://uefi.org/sites/default/files/resources/ACPI 6 3 May16.pdf
Signed-off-by: Jianmin Ly <lyiianmin@loongson.cn>
 drivers/acpi/acpica/evevent.c
 drivers/acpi/acpica/hwsleep.c
                                  12 +++++++++
 drivers/acpi/acpica/utglobal.c |
                                   4 ++++
 include/acpi/actypes.h
                                  3 ++-
 4 files changed, 24 insertions(+), 3 deletions(-)
diff --git a/drivers/acpi/acpica/evevent.c b/drivers/acpi/acpica/evevent.c
index 35385148fedb..08ba368beb2d 100644
--- a/drivers/acpi/acpica/evevent.c
+++ b/drivers/acpi/acpica/evevent.c
```



• 系统电源管理

S3/S4/S5

```
#ifdef CONFIG_ACPI_SLEEP
int (*acpi_suspend_lowlevel)(void) = loongarch_acpi_suspend;
#else
int (*acpi_suspend_lowlevel)(void);
#endif
```



ACPI规范支持

内核适配

后续工作

后续工作



- PPTT(Processor Properties Topology Table)适配
- 完善对新一代龙芯7A芯片组ACPI功能支持
- 优化处理器功耗调节方式
- 完善统一热键模型
- · 完善龙芯平台EC规范



ACPI规范支持

内核适配

后续工作



谢谢!

Thanks!

