

# TXB0104 4-Bit Bidirectional Voltage-level Translator With Automatic Direction Sensing and ±15-kV ESD Protection

#### 1 Features

- 1.2-V to 3.6-V on A Port and 1.65-V to 5.5-V on B Port ( $V_{CCA} \le V_{CCB}$ )
- V<sub>CC</sub> Isolation Feature: If Either V<sub>CC</sub> Input Is at GND, All Outputs Are in the High-Impedance State
- Output Enable (OE) Input Circuit Referenced to  $V_{CCA}$
- Low Power Consumption, 5-µA Maximum I<sub>CC</sub>
- I OFF Supports Partial Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Protection Exceeds JESD 22
  - A Port:
    - 2500-V Human-Body Model (A114-B)
    - 1500-V Charged-Device Model (C101)
  - B Port:
    - ±15-kV Human-Body Model (A114-B)
    - 1500-V Charged-Device Model (C101)

## 2 Applications

- Headsets
- **Smartphones**
- **Tablets**
- Desktop PC

## 3 Description

This TXB0104 4-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track V<sub>CCA</sub>. V<sub>CCA</sub> accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V<sub>CCB</sub>. V<sub>CCB</sub> accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.  $V_{CCA}$ must not exceed V<sub>CCB</sub>.

When the OE input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE must be tied to GND through a pulldown resistor The current sourcing capability of the driver determines the minimum value of the resistor.


The TXB0104 device is designed so the OE input circuit is supplied by V<sub>CCA</sub>.

This device is fully specified for partial power-down applications using I OFF. The I OFF circuitry disables the outputs, which prevents damaging current backflow through the device when the device is powered down.

#### **Device Information**

(1)PART NUMBER	PACKAGE	BODY SIZE (NOM)
TXB0104RUT	UQFN (12)	2.00 mm × 1.70 mm
TXB0104D	SOIC (14)	8.65 mm × 3.91 mm
TXB0104ZXU/GXU	BGA MICROSTAR JUNIOR ™ (12)	2.00 mm × 2.50 mm
TXB0104PW	TSSOP (14)	5.00 mm × 4.40 mm
TXB0104RGY	VQFN (14)	3.50 mm × 3.50 mm
TXB0104YZT	DSBGA (12)	1.40 mm × 1.90 mm
TXB0104NMN	NFBGA (12)	2.00 mm × 2.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Block Diagram for TXB010X



#### **Table of Contents**

2 Applications	.1 6.17 Operating Characteristics: V <sub>CCA</sub> = 1.8 V to 3.3
3 Description	1 6.18 Typical Characteristics
4 Revision History	2 7 Parameter Measurement Information14
5 Pin Configuration and Functions	3 8 Detailed Description16
Pin Assignments: NMN, GXU and ZXU Package	
Pin Assignments: YZT Package	4 8.2 Functional Block Diagram16
6 Specifications	5 8.3 Feature Description17
6.1 Absolute Maximum Ratings	5 8.4 Device Functional Modes19
6.3 Recommended Operating Conditions	6 9.1 Application Information
6.7 Timing Requirements: V <sub>CCA</sub> = 1.5 V ± 0.1 V	8 11.1 Layout Guidelines22
6.8 Timing Requirements: V <sub>CCA</sub> = 1.8 V ± 0.15 V	
6.9 Timing Requirements: V <sub>CCA</sub> = 2.5 V ± 0.2 V	8 12 Device and Documentation Support23
6.10 Timing Requirements: V <sub>CCA</sub> = 3.3 V ± 0.3 V	8 12.1 Receiving Notification of Documentation Updates23
6.11 Switching Characteristics: V <sub>CCA</sub> = 1.2 V	9 12.2 Support Resources23
	Information23
V, V <sub>CCB</sub> = 1.5 V to 1.8 V1	2
4 Revision History	
NOTE: Page numbers for previous revisions may diff	
NOTE: Page numbers for previous revisions may diff Changes from Revision I (March 2018) to Revision	n J (October 2020) Page
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,	n J (October 2020) Page and cross-references throughout the document1
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw	and cross-references throughout the document
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revision	and cross-references throughout the document
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revis  Updated Pin Functions table	and cross-references throughout the document
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revis  Updated Pin Functions table	and cross-references throughout the document
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revision  Updated Pin Functions table  Added Pin Assignments table for GXU and ZXU p	and cross-references throughout the document
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revis  Updated Pin Functions table  Added Pin Assignments table for GXU and ZXU p  Added Pin Assignments table for YZT package	and cross-references throughout the document
6 Specifications	
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revision  Updated Pin Functions table  Added Pin Assignments table for GXU and ZXU p  Added Pin Assignments table for YZT package  Updated Layout Example	and cross-references throughout the document
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revision  Updated Pin Functions table  Added Pin Assignments table for GXU and ZXU p  Added Pin Assignments table for YZT package  Updated Layout Example  Changes from Revision G (November 2014) to Re	and cross-references throughout the document
NOTE: Page numbers for previous revisions may diff  Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revis  Updated Pin Functions table  Added Pin Assignments table for GXU and ZXU p  Added Pin Assignments table for YZT package  Updated Layout Example  Changes from Revision G (November 2014) to Re  Added package families to package pinout drawing	and cross-references throughout the document
Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revision  Updated Pin Functions table  Added Pin Assignments table for GXU and ZXU p  Added Pin Assignments table for YZT package  Updated Layout Example  Changes from Revision G (November 2014) to Re  Added package families to package pinout drawin  Added junction temperature range in Absolute March	and cross-references throughout the document
Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revision  Updated Pin Functions table  Added Pin Assignments table for GXU and ZXU p  Added Pin Assignments table for YZT package  Updated Layout Example  Changes from Revision G (November 2014) to Re  Added package families to package pinout drawin  Added junction temperature range in Absolute March	and cross-references throughout the document
Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures,  Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revision  Updated Pin Functions table  Added Pin Assignments table for GXU and ZXU p  Added Pin Assignments table for YZT package  Updated Layout Example  Changes from Revision G (November 2014) to Re  Added package families to package pinout drawin  Added junction temperature range in Absolute March	n J (October 2020)       Page         and cross-references throughout the document
Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures, Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revision Updated Pin Functions table Added Pin Assignments table for GXU and ZXU p Added Pin Assignments table for YZT package Updated Layout Example Updated Layout Example Added package families to package pinout drawin Added junction temperature range in Absolute Ma Changes from Revision F (May 2012) to Revision	and cross-references throughout the document
Changes from Revision I (March 2018) to Revision  Updated the numbering format for tables, figures, Added NMN Package 12-Pin NFBGA pinout draw  Changes from Revision H (January 2018) to Revision Updated Pin Functions table Added Pin Assignments table for GXU and ZXU p Added Pin Assignments table for YZT package Updated Layout Example Updated Layout Example Added package families to package pinout drawin Added junction temperature range in Absolute Ma Changes from Revision F (May 2012) to Revision Added Pin Configuration and Functions section, F	n J (October 2020)       Page         and cross-references throughout the document

Submit Document Feedback



## 5 Pin Configuration and Functions




Figure 5-1. GXU and ZXU Package 12-Pin BGA Microstar Junior Top View





Figure 5-2. NMN Package 12-Pin NFBGA Top View




Figure 5-3. YZT Package 12-Pin DSBGA Top View



NC - No internal connection

Figure 5-4. D or PW Package 14-Pin SOIC or TSSOP Top View



NC - No internal connection

V<sub>ccA</sub> 1 | 12 | 11 | V<sub>cc</sub> A1 | 2 | 10 | B1 | B2 | A3 | 4 | - | 8 | B3 | A4 | 5 | 6 | 1 | 7 | B4

Figure 5-6. RUT Package 12-Pin UQFN Top View

Figure 5-5. RGY Package 14-Pin VQFN With Exposed Thermal Pad Top View



#### **Table 5-1. Pin Functions**

			PIN				
NAME	D, PW	RGY	RUT	GXU, ZXU, NMN	YZT	I/O	DESCRIPTION
A1	2	2	2	A1	А3	I/O	Input/output 1. Referenced to V <sub>CCA</sub> .
A2	3	3	3	A2	В3	I/O	Input/output 2. Referenced to V <sub>CCA</sub> .
A3	4	4	4	A3	C3	I/O	Input/output 3. Referenced to V <sub>CCA</sub> .
A4	5	5	5	A4	D3	I/O	Input/output 4. Referenced to V <sub>CCA</sub> .
B1	13	13	10	C1	A1	I/O	Input/output 1. Referenced to V <sub>CCB</sub> .
B2	12	12	9	C2	B1	I/O	Input/output 2. Referenced to V <sub>CCB</sub> .
В3	11	11	8	C3	C1	I/O	Input/output 3. Referenced to V <sub>CCB</sub> .
B4	10	10	7	C4	D1	I/O	Input/output 4. Referenced to V <sub>CCB</sub> .
GND	7	7	6	B4	D2	_	Ground
NC	6, 9	6,9	_	_	_	_	No connection. Not internally connected.
OE	8	8	12	В3	C2	I	Tri-state output-mode enable. Pull OE low to place all outputs in tri-state mode. Referenced to V <sub>CCA</sub> .
V <sub>CCA</sub>	1	1	1	B2	B2	_	A-port supply voltage 1.2 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V and V <sub>CCA</sub> $\leq$ V <sub>CCB</sub> .
V <sub>CCB</sub>	14	14	11	B1	A2	_	B-port supply voltage 1.65 V ≤ V <sub>CCB</sub> ≤ 5.5 V.
Therma I pad	_		_	_	_	_	For the RGY package, the exposed center thermal pad must either be connected to Ground or left electrically open.

# Pin Assignments: NMN, GXU and ZXU Package

	A	В	С
4	A4	GND	B4
3	A3	OE	B3
2	A2	V <sub>CCA</sub>	B2
1	A1	V <sub>CCB</sub>	B1

# Pin Assignments: YZT Package

	3	2	1
D	A4	GND	B4
С	A3	OE	В3
В	A2	V <sub>CCA</sub>	B2
Α	A1	V <sub>CCB</sub>	B1

Product Folder Links: TXB0104

## **6 Specifications**

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

(1)		MIN	MAX	UNIT	
Supply voltage, V <sub>CCA</sub>		-0.5	4.6	V	
Supply voltage, V <sub>CCB</sub>		-0.5	6.5	V	
Imput voltage V	A port	-0.5	4.6	V	
Input voltage, V <sub>I</sub>	B port	-0.5	6.5		
Voltage applied to any output in the high-impedance or power-off	A port	-0.5	4.6	.,	
tate, V <sub>O</sub>	B port	-0.5	6.5	V	
/oltage applied to any output in the high or law state (/ (2)	A port	-0.5	V <sub>CCA</sub> + 0.5	V	
Voltage applied to any output in the high or low state, $V_0^{\ (2)}$	B port	-0.5	V <sub>CCB</sub> + 0.5	V	
Input clamp current, I <sub>IK</sub>	V <sub>I</sub> < 0		-50	mA	
Output clamp current, I <sub>OK</sub>	V <sub>O</sub> < 0		-50	mA	
Continuous output current, I <sub>O</sub>	-	-50	50	mA	
Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND		-100	100	mA	
Junction temperature range, T <sub>J</sub>		150	°C		
Storage temperature range, T <sub>stg</sub>		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

				VALUE	UNIT
, E		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	A port	±2.5	
	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	B port	±15	kV
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	A port	±1.5	KV
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	B port	±1.5	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The value of V<sub>CCA</sub> and V<sub>CCB</sub> are provided in the recommended operating conditions table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1) (2)

					MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage				1.2	3.6	V
$V_{CCB}$	Supply voltage				1.65	5.5	V
V	High-level input voltage	Data inputs	V <sub>CCA</sub> = 1.2 V to 3.6 V V <sub>CCB</sub> = 1.65 V to 5.5 V		V <sub>CCI</sub> × 0.65 <sup>(3)</sup>	V <sub>CCI</sub>	V
V <sub>IH</sub>		OE	V <sub>CCA</sub> = 1.2 V to 3.6 V V <sub>CCB</sub> = 1.65 V to 5.5 V		V <sub>CCA</sub> × 0.65	5.5	V
V <sub>IL</sub>	Low-level input voltage	Data inputs	V <sub>CCA</sub> = 1.2 V to 5.5 V V <sub>CCB</sub> = 1.65 V to 5.5 V		0	$V_{CCI} \times 0.35^{(3)}$	V
\ \IL	Low-level input voltage	OE	V <sub>CCA</sub> = 1.2 V to 3.6 V V <sub>CCB</sub> = 1.65 V to 5.5 V		0	V <sub>CCA</sub> × 0.35	V
\/ -	Voltage applied to any	A-port	V <sub>CCA</sub> = 1.2 V to 3.6 V V <sub>CCB</sub> = 1.65 V to 5.5 V		0	3.6	V
Vo	output in the high-impedance or power-off state	B-port	$V_{CCA} = 1.2 \text{ V to } 3.6 \text{ V}$ $V_{CCB} = 1.65 \text{ V to } 5.5 \text{ V}$		0	5.5	V
	Input transition	A-port inputs	V <sub>CCA</sub> = 1.2 V to 3.6 V V <sub>CCB</sub> = 1.65 V to 5.5 V			40	
Δt/Δv	rise or fall rate	B-port	V <sub>CCA</sub> = 1.2 V to 3.6 V	V <sub>CCB</sub> = 1.65 V to 3.6 V		40	ns/V
		inputs	VCCA - 1.2 V 10 3.0 V	V <sub>CCB</sub> = 4.5 V to 5.5 V		30	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C		

- (1) The A and B sides of an unused data I/O pair must be held in the same state, that is, both at V<sub>CCI</sub> or both at GND.
- (2)  $\mbox{ }\mbox{ }$
- (3)  $V_{\text{CCI}}$  is the supply voltage associated with the input port.

#### 6.4 Thermal Information

					TXB0104				
	THERMAL METRIC(1)	D	GXU/ZXU	PW	RGY	RUT	YZT	NMN	UNIT
		14 PINS	12 PINS	14 PINS	14 PINS	12 PINS	12 PINS	12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.7	127.1	121.0	52.8	119.8	89.2	134.3	
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance	50.5	92.8	50.0	67.7	42.6	0.9	90.7	
R <sub>θJB</sub>	Junction-to-board thermal resistance	45.4	62.2	62.8	28.9	52.5	14.4	88.4	0000
Ψлт	Junction-to-top characterization parameter	14.7	2.3	6.4	2.6	0.7	3.0	4.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	45.1	62.2	62.2	29.0	52.3	14.4	89.3	
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	_	_	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

Product Folder Links: TXB0104



#### **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

DAP	AMETER <sup>(1)</sup> (2)	TEST CONDITIONS	V	V	T <sub>A</sub>	= 25°C		-40°C to 8	5°C	UNIT	
FAR	MIVIE I EK(') (-)	1231 CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNIT	
\/	Port A output	I = 20 uA	1.2 V			1.1				V	
$V_{OHA}$	high voltage	I <sub>OH</sub> = –20 μA	1.4 V to 3.6 V					V <sub>CCA</sub> - 0.4		V	
V	Port A output	I <sub>OL</sub> = 20 μA	1.2 V			0.3				V	
$V_{OLA}$	low voltage	1 <sub>OL</sub> - 20 μΑ	1.4 V to 3.6 V						0.4	\ \ \	
V <sub>OHB</sub>	Port B output high voltage	I <sub>OH</sub> = -20 μA		1.65 V to 5.5 V				V <sub>CCB</sub> - 0.4		V	
V <sub>OLB</sub>	Port B output low voltage	Ι <sub>ΟL</sub> = 20 μΑ		1.65 V to 5.5 V					0.4	V	
I <sub>I</sub>	Inflection-point current	OE: V <sub>I</sub> = V <sub>CCI</sub> or GND	1.2 V to 3.6 V	1.65 V to 5.5 V	-1		1	-2	2	μA	
I <sub>off</sub>	Off-state	A port: $V_I$ or $V_O = 0$ to 3.6 V	0 V	0 V to 5.5 V	-1		1	-2	2	μA	
	current	B port: $V_I$ or $V_O = 0$ to 5.5 V	0 V to 3.6 V	0 V	-1		1	-2	2	μΛ	
I <sub>OZ</sub>	High- impedance- state output current	A or B port: OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V	-1		1	-2	2	μА	
			1.2 V	1.65 V to 5.5 V		0.06					
	V <sub>CCA</sub> supply current	V <sub>I</sub> = V <sub>CCI</sub> or GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5		
I <sub>CCA</sub>		I <sub>O</sub> = 0	3.6 V	0 V					2	μA	
			0 V	5.5 V					-2		
			1.2 V	1.65 V to 5.5 V		3.4					
	V <sub>CCB</sub> supply	$V_I = V_{CCI}$ or GND $I_O = 0$	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μΑ	
I <sub>CCB</sub>	current		3.6 V	0 V					-2		
			0 V	5.5 V					2		
I <sub>CCA</sub> +	Combined	V <sub>I</sub> = V <sub>CCI</sub> or GND	1.2 V	1.65 V to 5.5 V		3.5				μA	
$I_{CCB}$	supply current	I <sub>O</sub> = 0	1.4 V to 3.6 V	1.65 V to 5.5 V					10	μΑ	
	High-	V <sub>I</sub> = V <sub>CCI</sub> or GND	1.2 V	1.65 V to 5.5 V		0.05					
I <sub>CCZA</sub>	impedance state, V <sub>CCA</sub> supply current	I <sub>O</sub> = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μA	
	High-	V. = V or GND	1.2 V	1.65 V to 5.5 V		3.3					
I <sub>CCZB</sub>	impedance state, V <sub>CCB</sub> supply current	V <sub>I</sub> = V <sub>CCI</sub> or GND I <sub>O</sub> = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μA	
Ci	Input capacitance	OE	1.2 V to 3.6 V	1.65 V to 5.5 V		3			4	pF	
_	Input-to-output	A port	1.2 V to 3.6 V	1.65 V to 5.5 V		5			6	_	
C <sub>io</sub>	internal capacitance	B port	1.2 V to 3.6 V	1.65 V to 5.5 V		11			14	pF	

<sup>(1)</sup>  $V_{\text{CCI}}$  is the supply voltage associated with the input port.

<sup>(2)</sup> V<sub>CCO</sub> is the supply voltage associated with the output port.



## 6.6 Timing Requirements: V<sub>CCA</sub> = 1.2 V

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 V$ 

			V <sub>CCB</sub> = 1.8 V		V <sub>CCB</sub> = 2.5 V			V <sub>CCB</sub> = 3.3 V			V <sub>CCB</sub> = 5 V			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
	Data rate			20			20			20			20		Mbps
t <sub>w</sub>	Pulse duration	Data inputs		50			50			50			50		ns

## 6.7 Timing Requirements: $V_{CCA} = 1.5 V \pm 0.1 V$

over recommended operating free-air temperature range, V<sub>CCA</sub> = 1.5 V ± 0.1 V (unless otherwise noted)

			= 1.8 V .15 V		= 2.5 V ).2 V		= 3.3 V ).3 V		= 5 V .5 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate		40		40		40		40	Mbps
t <sub>w</sub>	Pulse duration Data inputs	25		25		25		25		ns

## 6.8 Timing Requirements: V<sub>CCA</sub> = 1.8 V ± 0.15 V

over recommended operating free-air temperature range, V<sub>CCA</sub> = 1.8 V ± 0.15 V (unless otherwise noted)

				= 1.8 V 15 V	V <sub>CCB</sub> :	= 2.5 V .2 V		= 3.3 V .3 V	V <sub>CCB</sub>	= 5 V .5 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			60		60		60		60	Mbps
t <sub>w</sub>	Pulse duration	Data inputs	17		17		17		17		ns

## 6.9 Timing Requirements: V<sub>CCA</sub> = 2.5 V ± 0.2 V

over recommended operating free-air temperature range, V<sub>CCA</sub> = 2.5 V ± 0.2 V (unless otherwise noted)

			V <sub>CCB</sub> :	= 2.5 V .2 V	V <sub>CCB</sub>	= 3.3 V ).3 V	V <sub>CCB</sub>	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			100		100		100	Mbps
t <sub>w</sub>	Pulse duration	Data inputs	10	10		10			ns

## 6.10 Timing Requirements: V<sub>CCA</sub> = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V<sub>CCA</sub> = 3.3 V ± 0.3 V (unless otherwise noted)

					= 3.3 V .3 V	V <sub>CCB</sub>	UNIT	
				MIN	MAX	MIN	MAX	
	Data rate				100		100	Mbps
t <sub>w</sub>	Pulse duration	Data inputs		10		10		ns

Product Folder Links: TXB0104



# 6.11 Switching Characteristics: $V_{CCA} = 1.2 \text{ V}$

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 V$ 

DA	RAMETER	TEST	V <sub>cc</sub>	<sub>B</sub> = 1.8 \	/	Vcc	<sub>B</sub> = 2.5 V		Vcc	<sub>B</sub> = 3.3 V	'	Vc	<sub>CB</sub> = 5 V		UNIT
PA	KAWEIEK	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	Propagation	A-to-B		6.9			5.7			5.3			5.5		ns
t <sub>pd</sub>	delay time	B-to-A		7.4			6.4			6			5.8	115	
	Enable time	OE-to-A		1		1			1		1				
t <sub>en</sub>	Enable time	OE-to-B		1			1			1			1		μs
	Disable time	OE-to-A		18			15			14			14		
t <sub>dis</sub>	Disable lime	OE-to-B		20			17			16			16		ns
t <sub>rA</sub> , t <sub>fA</sub>	Input rise time, input fall time	A-port rise and fall times		4.2			4.2			4.2			4.2		ns
t <sub>rB</sub> , t <sub>fB</sub>	Input rise time, input fall time	B-port rise and fall times		2.1			1.5			1.2			1.1		ns
t <sub>SK(O)</sub>	Skew (time), output	Channel-to- channel skew		0.4			0.5			0.5			1.4		ns
	Maximum data rate			20			20			20			20		Mbps

# 6.12 Switching Characteristics: $V_{CCA}$ = 1.5 V ± 0.1 V

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.5 V ± 0.1 V (unless otherwise noted)

						00/1					
PA	RAMETER	TEST CONDITIONS		= 1.8 V 15 V		= 2.5 V 0.2 V		= 3.3 V .3 V		= 5 V .5 V	UNIT
		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Propagation	A-to-B	1.4	12.9	1.2	10.1	1.1	10	0.8	9.9	ns
t <sub>pd</sub>	delay time	B-to-A	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	- 115
	Enable time	OE-to-A		1		1		1		1	
t <sub>en</sub>	Enable time	OE-to-B		1		1		1		1	μs
	Disable times	OE-to-A	5.9	31	5.7	25.9	5.6	23	5.7	22.4	
t <sub>dis</sub>	Disable time	OE-to-B	5.4	30.3	4.9	22.8	4.8	20	4.9	19.5	ns
t <sub>rA</sub> , t <sub>fA</sub>	Input rise time, input fall time	A-port rise and fall times	1.4	5.1	1.4	5.1	1.4	5.1	1.4	5.1	ns
t <sub>rB</sub> , t <sub>fB</sub>	Input rise time, input fall time	B-port rise and fall times	0.9	4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns
t <sub>SK(O)</sub>	Skew (time), output	Channel-to- channel skew		0.5		0.5		0.5		0.5	ns
	Maximum data rate		40		40		40		40		Mbps



## 6.13 Switching Characteristics: V<sub>CCA</sub> = 1.8 V ± 0.15 V

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V ± 0.15 V (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS		= 1.8 V 15 V		= 2.5 V .2 V		= 3.3 V .3 V		= 5 V .5 V	UNIT
		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Propagation	A-to-B	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5	ns
t <sub>pd</sub>	delay time	B-to-A	1.5	12	1.3	8.4	1	7.6	0.9	7.1	115
+	Enable time	OE-to-A		1		1		1		1	μs
t <sub>en</sub>	Lilable tille	OE-to-B		1		1		1		1	μδ
	Disable	OE-to-A	5.9	31	5.1	21.3	5	19.3	5	17.4	no
t <sub>dis</sub>	time	OE-to-B	5.4	30.3	4.4	20.8	4.2	17.9	4.3	16.3	ns
t <sub>rA</sub> , t <sub>fA</sub>	Input rise time, input fall time	A-port rise and fall times	1	4.2	1.1	4.1	1.1	4.1	1.1	4.1	ns
t <sub>rB</sub> , t <sub>fB</sub>	Input rise time, input fall time	B-port rise and fall times	0.9	3.8	0.6	3.2	0.5	2.8	0.4	2.7	ns
t <sub>SK(O)</sub>	Skew (time), output	Channel-to- channel skew		0.5		0.5		0.5		0.5	ns
	Maximum data rate		60		60		60		60		Mbps

## 6.14 Switching Characteristics: V<sub>CCA</sub> = 2.5 V ± 0.2 V

over recommended operating free-air temperature range, V<sub>CCA</sub> = 2.5 V ± 0.2 V (unless otherwise noted)

DAE	AMETER	TEST	V <sub>CCB</sub> = 2.	5 V ± 0.2 V	V <sub>CCB</sub> = 3.	3 V ± 0.3 V	V <sub>CCB</sub> = 5	UNIT	
PAR	AMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
	Propagatio	A-to-B	1.1	6.3	1	5.2	0.9	4.7	
t <sub>pd</sub>	n delay time	B-to-A	1.2	6.6	1.1	5.1	0.9	4.4	ns
	Enable	OE-to-A		1		1		1	
t <sub>en</sub>	time	OE-to-B		1		1		1	μs
	Disable	OE-to-A	5.1	21.3	4.6	15.2	4.6	13.2	
t <sub>dis</sub>	time	OE-to-B	4.4	20.8	3.8	16	3.9	13.9	ns
t <sub>rA</sub> , t <sub>fA</sub>	Input rise time, input fall time	A-port rise and fall times	0.8	3	0.8	3	0.8	3	ns
t <sub>rB</sub> , t <sub>fB</sub>	Input rise time, input fall time	B-port rise and fall times	0.7	2.6	0.5	2.8	0.4	2.7	ns
t <sub>SK(O)</sub>	Skew (time), output	Channel-to- channel skew		0.5		0.5		0.5	ns
	Maximum data rate		100		100	1	100		Mbps

Product Folder Links: TXB0104



# 6.15 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted)

DA	RAMETER	TEST	V <sub>CCB</sub> = 3.3	3 V ± 0.3 V	V <sub>CCB</sub> = 5	V ± 0.5 V	UNIT
PA	KAWETEK	CONDITIONS	MIN	MAX	MIN	MAX	UNIT
	Propagation	A-to-B	0.9	4.7	0.8	4	no.
t <sub>pd</sub>	delay time	B-to-A	1	4.9	0.9	3.8	ns
	Enable time	OE-to-A		1		1	
t <sub>en</sub>	Enable time	OE-to-B		1		1	μs
	Disable time	OE-to-A	4.6	15.2	4.3	12.1	
t <sub>dis</sub>	Disable time	OE-to-B	3.8	16	3.4	13.2	ns
t <sub>rA</sub> , t <sub>fA</sub>	Input rise time, input fall time	A-port rise and fall times	0.7	2.5	0.7	2.5	ns
t <sub>rB</sub> , t <sub>fB</sub>	Input rise time, input fall time	B-port rise and fall times	0.5	2.1	0.4	2.7	ns
t <sub>SK(O)</sub>	Skew (time), output	Channel-to-channel skew		0.5		0.5	ns
	Maximum data rate		100		100		Mbps



# 6.16 Operating Characteristics: $V_{CCA}$ = 1.2 V to 1.5 V, $V_{CCB}$ = 1.5 V to 1.8 V

 $T_A = 25^{\circ}C$ 

, DA	RAMETER	TEST CO	NDITIONS	V <sub>CCA</sub> = 1.2	V, V <sub>CCB</sub> =	1.5 V	V <sub>CCA</sub> = 1.2	V, V <sub>CCB</sub>	= 1.8 V	V <sub>CCA</sub> = 1.5	= 1.8 V	UNIT	
FA	RANEIER	1231 00	INDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
_	Power dissipation	0 -0	A-port input, B-port output		7.8			10			9		
C <sub>pdA</sub>	capacitance	$C_L = 0$ f = 10  MHz $t_r = t_f = 1 \text{ ns}$	B-port input, A-port output		12			11			11		pF
6	Power dissipation	OE = V <sub>CCA</sub> (outputs enabled)	A-port input, B-port output		38.1			28			28		рг
C <sub>pdB</sub>	capacitance	enabled)	B-port input, A-port output		25.4			19			18		
C	Power dissipation	$C_1 = 0$	A-port input, B-port output		0.01			0.01			0.01		
C <sub>pdA</sub>	capacitance	f = 10 MHz t <sub>r</sub> = t <sub>f</sub> = 1 ns	B-port input, A-port output		0.01			0.01			0.01		pF
C	Power dissipation	OE = GND (outputs disabled)	A-port input, B-port output		0.01			0.01			0.01		рг
C <sub>pdB</sub>	capacitance	uisabieu)	B-port input, A-port output		0.01			0.01			0.01		

# 6.17 Operating Characteristics: $V_{CCA}$ = 1.8 V to 3.3 V, $V_{CCB}$ = 1.8 V to 5 V

 $T_A = 25^{\circ}C$ 

PAI	RAMETER	TEST CO	NDITIONS		<sub>CB</sub> = 1.8 <sup>°</sup>			<sub>CA</sub> = 2.5 <sub>CB</sub> = 2.5		V <sub>CCA</sub> = 2.5 V, V <sub>CCB</sub> = 5 V			V <sub>CCB</sub> =	UNIT												
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX											
	Power dissipation	C <sub>1</sub> = 0	A-port input, B-port output		8		8		8		8			8		8				9						
C <sub>pdA</sub>	capacitance		B-port input, A-port output		11			11			11			11		pF										
	Power dissipation	OE = V <sub>CCA</sub> (outputs enabled)	A-port input, B-port output		28			29			29			29		рг										
C <sub>pdB</sub>	capacitance	enabled)	B-port input, A-port output		18			19			21			22												
C <sub>pdA</sub>	Power dissipation	C <sub>1</sub> = 0	A-port input, B-port output		0.01			0.01			0.01			0.01												
OpdA	capacitance	f = 10 MHz t <sub>r</sub> = t <sub>f</sub> = 1 ns	B-port input, A-port output		0.01			0.01		0.01			0.01			pF										
C <sub>pdB</sub>	Power dissipation	OE = GND (outputs disabled)	A-port input, B-port output		0.01		0.01		0.01		0.01		0.01		0.01		0.01		0.01		0.01			0.03		рг
⊃pdB	capacitance	uisabicuj	B-port input, A-port output		0.01		0.01 0.01 0.01 0.04		0.01		0.01															

Product Folder Links: TXB0104

### **6.18 Typical Characteristics**




Figure 6-3. Capacitance for B Port I/O Pins ( $C_{iO}$ ) vs Power Supply ( $V_{CCB}$ )

V<sub>CCA</sub>= 1.8 V




#### 7 Parameter Measurement Information

Unless otherwise noted, all input pulses are supplied by generators that have the following characteristics:

- PRR 10 MHz
- Z<sub>O</sub> = 50 W
- dv/dt ≥ 1 V/ns


#### Note

All parameters and waveforms are not applicable to all devices.



A. The outputs are measured one at a time, with one transition per measurement.

Figure 7-1. Load Circuit For Maximum Data Rate: Pulse Duration, Propagation Delay Output Rise, And Fall Time Measurement




A. The outputs are measured one at a time, with one transition per measurement.

Figure 7-2. Load Circuit For Enable and Disable Time Measurement

Table 7-1. Switch Position For Enable and Disable Time Measurement (See Figure 7-2)

TEST	S1
t <sub>PZL</sub> , t <sub>PLZ</sub>	2 × V <sub>CCO</sub>
t <sub>PHZ</sub> , t <sub>PZH</sub>	Open

Product Folder Links: TXB0104



- A.  $V_{\text{CCI}}$  is the  $V_{\text{CC}}$  associated with the input port.
- B.  $V_{\text{CCO}}$  is the  $V_{\text{CC}}$  associated with the output port.
- C.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 7-3. Voltage Waveforms Propagation Delay Times




Figure 7-4. Voltage Waveforms Pulse Duration




## **8 Detailed Description**

#### 8.1 Overview

The TXB0104 device is a 4-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI's TXS010X products.

## 8.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

## 8.3 Feature Description

#### 8.3.1 Architecture

The TXB0104 device architecture (see Figure 8-1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a DC state, the output drivers of the device maintain a high or low, but are designed to be weak, so the output drivers can be overdriven by an external driver when data on the bus flows the opposite direction.

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70  $\Omega$  at  $V_{CCO}$  = 1.2 V to 1.8 V, 50  $\Omega$  at  $V_{CCO}$  = 1.8 V to 3.3 V, and 40  $\Omega$  at  $V_{CCO}$  = 3.3 V to 5 V.





Figure 8-1. Architecture of TXB0104 Device I/O Cell

#### 8.3.2 Input Driver Requirements

Typical  $I_{IN}$  vs  $V_{IN}$  characteristics of the device are shown in Figure 8-2. For proper operation, the device driving the data I/Os of the TXB0104 device must have drive strength of at least  $\pm 2$  mA.



- A.  $V_T$  is the input threshold of the TXB0104 device, (typically  $V_{CC}$  / 2).
- B. V<sub>D</sub> is the supply voltage of the external driver.

Figure 8-2. Typical I<sub>IN</sub> vs V<sub>IN</sub> Curve

#### 8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths must be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the device output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

#### 8.3.4 Enable and Disable

The TXB0104 device has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time ( $t_{dis}$ ) indicates the delay between when OE goes low and when the outputs acutally get disabled (Hi-Z). The enable time ( $t_{en}$ ) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

#### 8.3.5 Pullup or Pulldown Resistors on I/O Lines

The device is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0104 device have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k $\Omega$  to ensure that they do not contend with the output drivers of the TXB0104 device.

For the same reason, the TXB0104 device must not be used in applications such as I<sup>2</sup>C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators.

#### 8.4 Device Functional Modes

The device has two functional modes, enabled and disabled. To disable the device, set the OE input to low, which places all I/Os in a high impedance state. Setting the OE input to high will enable the device.

## 9 Application and Implementation


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TXB0104 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI TXS010X products. Any external pulldown or pullup resistors are recommended larger than 50 k $\Omega$ .

#### 9.2 Typical Application



#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1. And make sure the  $V_{CCA} \le V_{CCB}$ .

Table 9-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.65 V to 5.5 V

Product Folder Links: TXB0104

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
- Use the supply voltage of the device that is driving the TXB0104 device to determine the input voltage range. For a valid logic high, the value must exceed the  $V_{IH}$  of the input port. For a valid logic low, the value must be less than the  $V_{IL}$  of the input port.
- Output voltage range
- Use the supply voltage of the device that the device is driving to determine the output voltage range.
- External pullup or pulldown resistors are not recommended. If mandatory, it is recommended that the value must be larger than 50  $k\Omega$ .
- An external pulldown or pullup resistor decreases the output  $V_{OH}$  and  $V_{OL}$ . Use the below equations to draft estimate the  $V_{OH}$  and  $V_{OL}$  as a result of an external pulldown and pullup resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4.5 \text{ k}\Omega)$$

$$V_{OL} = V_{CCx} \times 4.5 \text{ k}\Omega / (R_{PU} + 4.5 \text{ k}\Omega)$$

#### Where

- V<sub>CCx</sub> is the output port supply voltage on either V<sub>CCA</sub> or V<sub>CCB</sub>
- R<sub>PD</sub> is the value of the external pull down resistor
- R<sub>PU</sub> is the value of the external pull up resistor
- 4.5 k $\Omega$  is the counting the variation of the serial resistor 4 k $\Omega$  in the I/O line.

#### 9.2.3 Application Curves




Figure 9-1. Level-Translation of a 2.5-MHz Signal

## 10 Power Supply Recommendations

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. During power-up sequencing,  $V_{CCA} \ge V_{CCB}$  does not damage the device, so any power supply can be ramped up first. The device has circuitry that disables all output ports when either  $V_{CC}$  is switched off ( $V_{CCA/B} = 0$  V). The output-enable (OE) input circuit is designed so that it is supplied by  $V_{CCA}$  and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.


## 11 Layout

#### 11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors must be used on power supplies, and must be placed as close as possible to the V<sub>CCA</sub>,
   V<sub>CCB</sub> pin and GND pin.
- · Short trace-lengths must be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the source driver.

#### 11.2 Layout Example



Product Folder Links: TXB0104

## 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

<sup>™</sup> is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **MECHANICAL DATA**

YZT (R-XBGA-N12) (CUSTOM) DIE-SIZE BALL GRID ARRAY 1,00 В → 0,50 Α D C 1,50 0,25 Ball A3 Index Area **Bottom View**  $12X \not O \frac{0,25}{0,21}$ **♦** Ø 0,015 **№** C A B \_\_\_\_O,05 C Ċ D: Max = 1.89 mm, Min = 1.83 mm E: Max = 1.39 mm, Min = 1.33 mm

NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

A. B. C. This drawing is subject to change without notice. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



4205418-6/H 05/13





15-Oct-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HPA01164RUTR	ACTIVE	UQFN	RUT	12	3000	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(2KR, 2KV)	Samples
TXB0104D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104NMNR	ACTIVE	NFBGA	NMN	12	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	2AQW	Samples
TXB0104PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples
TXB0104PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples
TXB0104RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE04	Samples
TXB0104RGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE04	Samples
TXB0104RUTR	ACTIVE	UQFN	RUT	12	3000	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(2KR, 2KV)	Samples
TXB0104YZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(2K, 2K7)	Samples
TXB0104ZXUR	ACTIVE	BGA MICROSTAR JUNIOR	ZXU	12	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.





15-Oct-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- <sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TXB0104:

Automotive: TXB0104-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Oct-2020

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0104DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TXB0104PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TXB0104RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TXB0104RUTR	UQFN	RUT	12	3000	180.0	9.5	1.9	2.2	0.7	4.0	8.0	Q1
TXB0104RUTR	UQFN	RUT	12	3000	180.0	8.4	1.95	2.3	0.75	4.0	8.0	Q1
TXB0104YZTR	DSBGA	YZT	12	3000	180.0	8.4	1.49	1.99	0.75	4.0	8.0	Q2
TXB0104ZXUR	BGA MI CROSTA R JUNI OR	ZXU	12	2500	330.0	8.4	2.3	2.8	1.0	4.0	8.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 17-Oct-2020



\*All dimensions are nominal

All difficulties are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0104DR	SOIC	D	14	2500	367.0	367.0	38.0
TXB0104PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TXB0104RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0
TXB0104RUTR	UQFN	RUT	12	3000	189.0	185.0	36.0
TXB0104RUTR	UQFN	RUT	12	3000	202.0	201.0	28.0
TXB0104YZTR	DSBGA	YZT	12	3000	182.0	182.0	20.0
TXB0104ZXUR	BGA MICROSTAR JUNIOR	ZXU	12	2500	350.0	350.0	43.0

YZT (R-XBGA-N12)

(CUSTOM) DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (S-PVQFN-N14)

### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# ZXU (S-PBGA-N12)


# PLASTIC BALL GRID ARRAY



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is a lead-free solder ball design.



PLASTIC BALL GRID ARRAY




NOTES:

NanoFree is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



4225768/A 03/2020




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

# RUT (R-PUQFN-N12)

# PLASTIC QUAD FLATPACK NO-LEAD




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice. QFN (Quad Flatpack No-Lead) package configuration.



# RUT (R-PUQFN-N12)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Over-printing land for larger area ratio is not advised due to land width and bridging potential. Exersize extreme caution.
- H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- I. Component placement force should be minimized to prevent excessive paste block deformation.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated